
ASAHI KASEI
[AK4523]
M0021-E-03
1999/12
- 14 -
n
Power-Down & Reset
The ADC and DAC of AK4523 are placed in the power-down mode by bringing a power down pin, PD “L” and each
digital filter is also reset at the same time.This reset should always be done after power-up. In case of the ADC, an analog
initialization cycle starts after exiting the power-down mode. Therefore, the output data, SDTO becomes available after
516 cycles of LRCK clock. This initialization cycle does not affect the DAC operation. Figure 6 shows the power-up
sequence.
ADC Internal
State
PD
516/fs
Normal Operation
Power-down
Init Cycle
Normal Operation
(1)
The clocks may be stopped.
GD
GD
Clock In
MCLK,LRCK,SCLK
ADC In
(Analog)
“0”data
ADC Out
(Digital)
Normal Operation
Power-down
Normal Operation
DAC Internal
State
“0”data
DAC In
(Digital)
DAC Out
(Analog)
GD
External
Mute
Mute ON
GD
(2)
(2)
(3)
(4)
(5)
(5)
(6)
(1)
The analog part of ADC is initialized after exiting the power-down state.
(2)
Digital output corresponding to analog input and analog output corresponding to digital input have the group delay
(3)
ADC output is “0” data at the power-down state.
(4)
Small click noise occurs at the end of initialization of the analog part. Please mute the digital output externally if the
click noise influences system application.
(5)
Click noise occurs at the edge of PD .
(6)
Please mute the analog output externally if the click noise (5) influences system application.
Figure 6. Power-up sequence