- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385091 > AK4393 (Asahi Kasei Microsystems Co.,Ltd) ADVANCED MULTI-BIT 96KHZ 24-BIT DAC PDF資料下載
參數(shù)資料
| 型號： | AK4393 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 英文描述： | ADVANCED MULTI-BIT 96KHZ 24-BIT DAC |
| 中文描述： | 先進的多位96kHz的24位DAC |
| 文件頁數(shù)： | 15/22頁 |
| 文件大?。?/td> | 235K |
| 代理商： | AK4393 |
ASAHI KASEI
[AK4393]
M0039-E-01
2000/5
- 15 -
n
Mode Control Interface
Pins (parallel control mode) or registers (serial control mode) can control each functions of the AK4393. For DIF2-0,
CKS2-0 and DFS, the setting of pin and register are “ORed” internally. So, even serial control mode, pin setting can also
control these functions.
The serial control interface is enabled by the P/S pin = “L”. In this mode, pin setting must be all “L”. Internal registers may
be written by 3-wire μP interface pins: CSN, CCLK and CDTI. The data on this interface consists of Chip address (2bits,
C1/0; fixed to “01”), Read/Write (1bit; fixed to “1”), Register address (MSB first, 5bits) and Control data (MSB first,
8bits). The AK4393 latches the data on the rising edge of CCLK, so data should be clocked in on the falling edge. The
writing of data becomes valid by CSN “
-
”. The clock speed of CCLK is 5MHz(max). The CSN and CCLK must be fixed
to “H” when the register does not be accessed.
PDN = “L” resets the registers to their default values. When the state of P/S pin is changed, the AK4393 should be reset by
PDN = “L”. In serial mode, the internal timing circuit is reset by RSTN bit, but the registers are not initialized.
CDTI
CCLK
C1
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
D4
D5
D6
D7
A1
A2
A3
A4
R/W
C0
A0
D0
D1
D2
D3
CSN
C1-C0:
R/W:
A4-A0:
D7-D0:
Chip Address (Fixed to “01”)
READ/WRITE (Fixed to “1”, Write only)
Register Address
Control Data
Figure 7. Control I/F Timing
*The AK4393 does not support the read command and chip address. C1/0 and R/W are fixed to “011”
*When the AK4393 is in the power down mode (PDN = “L”) or the MCLK is not provided, writing into the control register
is inhibited.
*For setting the registers, the following sequence is recommended.
Control 1 register
(1) Writing RSTN = “0” and other bits (D6-D1) to the register at the same time.
(2) Writing RSTN = “1” to the register. The other bits are no change.
Control 2 register
This writing sequence has no limitation like control 1 register.
*When RSTN = “0”, the click noise is output from AOUT pins.
*If the mode setting is done without setting RSTN = “0”, large noise may be output from AOUT pins. (Especially when
CKS0/1/2 are changed.)
相關PDF資料 |
PDF描述 |
|---|---|
| AK4394 | ADVANCED MULTI-BIT 192KHZ 24-BIT DAC |
| AK4394VF | ADVANCED MULTI-BIT 192KHZ 24-BIT DAC |
| AK4395 | ADVANCED MULTI-BIT 192KHZ 24-BIT DAC |
| AK4395VF | ADVANCED MULTI-BIT 192KHZ 24-BIT DAC |
| AK4396 | Advanced Multi-Bit 192kHz 24-Bit ツヒ DAC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AK4393_03 | 制造商:AKM 制造商全稱:AKM 功能描述:Advanced Multi-Bit 96kHz 24-Bit ツヒ DAC |
| AK4393_12 | 制造商:AKM 制造商全稱:AKM 功能描述:Advanced Multi-Bit 96kHz 24-Bit ΔΣ DAC |
| AK4393VF | 制造商:AKM 制造商全稱:AKM 功能描述:ADVANCED MULTI-BIT 96KHZ 24-BIT DAC |
| AK4393VFP-E2 | 功能描述:IC DAC 24BIT 28VSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應商設備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
| AK4393VM | 制造商:AKM 制造商全稱:AKM 功能描述:Advanced Multi-Bit 96kHz 24-Bit ΔΣ DAC |
發(fā)布緊急采購，3分鐘左右您將得到回復。