參數(shù)資料
型號: AK4370VN
廠商: Asahi Kasei Microsystems Co.,Ltd
英文描述: 24-Bit 2ch DAC with HP-AMP & Output Mixer
中文描述: 24位2通道DAC,具有惠普腺苷
文件頁數(shù): 47/49頁
文件大?。?/td> 695K
代理商: AK4370VN
ASAHI KASEI
[AK4370]
MS0595-E-00
2007/03
- 47 -
110k
100k
AK4370
LIN1 pin
AVDD
LIN1HL bit
HP-Amp
Note: If the path is OFF and the signal is input to the input pin, the input pin should be biased to a voltage equivalent to
VCOM voltage (= 0.475 x AVDD) externally.
Figure 39. External Bias Circuit Example for Line Input Pin
1. Grounding and Power Supply Decoupling
The AK4370 requires careful attention to power supply and grounding arrangements. AVDD and HVDD are usually
supplied from the analog power supply in the system and DVDD is supplied from AVDD via a 10
Ω
resistor. Alternatively
if AVDD and DVDD are supplied separately, AVDD should be powered-up after DVDD rises up to 1.6V or more. When
the AK4370 is powered-down, DVDD should be powered-down at the same time or later than AVDD. When AVDD and
HVDD are supplied separately, AVDD should be powered-up at the same time or earlier than HVDD. When the AK4370
is powered-down, AVDD should be powered-down at the same time or later than HVDD. VSS1 and VSS2 must be
connected to the analog ground plane. System analog ground and digital ground should be connected together near to
where the supplies are brought onto the printed circuit board. Decoupling capacitors should be as close to the AK4370 as
possible, with the small value ceramic capacitors being the nearest.
2. Voltage Reference
The input voltage to AVDD sets the analog output range. Usually a 0.1
μ
F ceramic capacitor is connected between AVDD
and VSS1. VCOM is a signal ground of this chip (0.475 x AVDD). The electrolytic capacitor around 2.2
μ
F attached
between VCOM anVSS1 eliminates the effects of high frequency noise, too. No load current may be drawn from VCOM
pin. All signals, especially clock, should be kept away from AVDD and VCOM in order to avoid unwanted coupling into
the AK4370.
3. Analog Outputs
The analog outputs are single-ended outputs, and 0.48 x AVDD Vpp(typ)@
3dBFS for headphone-amp and
0.61xAVDD Vpp(typ) @0dBFS for LOUT/ROUT centered on the VCOM voltage. The input data format is 2’s
compliment. The output voltage is a positive full scale for 7FFFFFH(@24bit) and negative full scale for
800000H(@24bit). The ideal output is VCOM voltage for 000000H(@24bit).
DC offsets on the analog outputs is eliminated by AC coupling since the analog outputs have a DC offset equal to VCOM
plus a few mV.
相關(guān)PDF資料
PDF描述
AK4371 DAC with built-in PLL & HP-AMP
AK4371VN DAC with built-in PLL & HP-AMP
AK4380 100dB 24 Bit 96KHz 2ch DAC(100dB的動態(tài)范圍,采樣率96KHz的24位音頻D/A轉(zhuǎn)換器)
AK4380VT 100dB 24BIT 96kHz 2CH DAC
AK4382A 112dB 192kHz 24-Bit 2ch DAC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AK4371 制造商:AKM 制造商全稱:AKM 功能描述:24bit DAC with Headphone Amplifier
AK4371VN 制造商:AKM 制造商全稱:AKM 功能描述:DAC with built-in PLL & HP-AMP
AK4372 制造商:AKM 制造商全稱:AKM 功能描述:DAC with built-in PLL & HP-AMP
AK4372ECB 制造商:AKM 制造商全稱:AKM 功能描述:DAC with built-in PLL & HP-AMP
AK4372VCB 制造商:AKM 制造商全稱:AKM 功能描述:DAC with built-in PLL & HP-AMP