- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385091 > AK4370VN (Asahi Kasei Microsystems Co.,Ltd) 24-Bit 2ch DAC with HP-AMP & Output Mixer PDF資料下載
參數(shù)資料
| 型號： | AK4370VN |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 英文描述： | 24-Bit 2ch DAC with HP-AMP & Output Mixer |
| 中文描述： | 24位2通道DAC，具有惠普腺苷 |
| 文件頁數(shù)： | 32/49頁 |
| 文件大?。?/td> | 695K |
| 代理商： | AK4370VN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
ASAHI KASEI
[AK4370]
MS0595-E-00
2007/03
- 32 -
3) LIN1/RIN1/LIN2/RIN2
→
HP-Amp
Power Supply
PDN pin
PMVCM bit
HPL/R pins
(6)
(6)
(7)
LIN1/RIN1/
LIN2/RIN2 pins
(4)
(Hi-Z)
(Hi-Z)
PMHPL/R bits
Don’t care
(1) >150ns
(2) >0s
MUTEN bit
LIN1HL, LIN2HL,
RIN1HR, RIN2HR bits
(3) >0s
(5) >2ms
(5) >2ms
Figure 26. Power-up/down sequence of LIN1/RIN1/LIN2/RIN2 and HP-Amp
(1)
When AVDD and DVDD are supplied separately, AVDD should be powered-up after DVDD rises up to 1.6V or
more. When AVDD and HVDD are supplied separately, AVDD should be powered-up at the same time or earlier
than HVDD. PDN pin should be set to “H” at least 150ns after power is supplied. MCKI, BICK and LRCK can be
stopped when DAC is not used.
(2)
PMVCM bit should be changed to “1” after PDN pin goes “H”.
(3)
LIN1HL, LIN2HL, RIN1HR and RIN2HR bits should be changed to “1” after PMVCM bit is changed to “1”.
(4)
When LIN1HL, LIN2HL, RIN1HR or RIN2HR bit is changed to “1”, LIN1, RIN1, LIN2 or RIN2 pin is biased to
0.475 x AVDD.
(5)
PMHPL, PMHPR and MUTEN bits should be changed to “1” at least 2ms (in case external capacitance at VCOM pin
is 2.2
μ
F) after LIN1HL, LIN2HL, RIN1HR and RIN2HR bits are changed to “1”.
(6)
Rise time of the headphone-amp is determined by an external capacitor (C) of the MUTET pin. The rise time up to
VCOM/2 is t
r
= 70k x C(typ). When C=1
μ
F, t
r
= 70ms(typ).
(7)
Fall time of the headphone-amp is determined by an external capacitor (C) of the MUTET pin. The fall time down to
VCOM/2 is t
f
= 60k x C(typ). When C=1
μ
F, t
f
= 60ms(typ).
PMHPL and PMHPR bits should be changed to “0” after HPL and HPR pins go to VSS1. After that, the LIN1HL,
LIN2HL, RIN1HR and RIN2HR bits should be changed to “0”.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4371 | DAC with built-in PLL & HP-AMP |
| AK4371VN | DAC with built-in PLL & HP-AMP |
| AK4380 | 100dB 24 Bit 96KHz 2ch DAC(100dB的動態(tài)范圍，采樣率96KHz的24位音頻D/A轉(zhuǎn)換器) |
| AK4380VT | 100dB 24BIT 96kHz 2CH DAC |
| AK4382A | 112dB 192kHz 24-Bit 2ch DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4371 | 制造商:AKM 制造商全稱:AKM 功能描述:24bit DAC with Headphone Amplifier |
| AK4371VN | 制造商:AKM 制造商全稱:AKM 功能描述:DAC with built-in PLL & HP-AMP |
| AK4372 | 制造商:AKM 制造商全稱:AKM 功能描述:DAC with built-in PLL & HP-AMP |
| AK4372ECB | 制造商:AKM 制造商全稱:AKM 功能描述:DAC with built-in PLL & HP-AMP |
| AK4372VCB | 制造商:AKM 制造商全稱:AKM 功能描述:DAC with built-in PLL & HP-AMP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。