
ASAHI KASEI
[AK4364]
MS0014-E-01
2000/07
- 4 -
PIN/FUNCTION
No.
1
Pin Name
MCKO
I/O
O
Description
Master Clock Output Pin
EXT = “0”: System clock is output from PLL circuit (PLL mode),
EXT = “1”: Same frequency as MCKI is output (External mode)
Transmit Channel Output Pin
Digital Power Supply Pin, +2.7
~
+5.5V
Digital Ground Pin, 0V
System Clock Input Pin
EXT = “0”: 27MHz (PLL mode), EXT = “1”: Other frequency (External mode)
Serial Data Clock Pin
Serial Data Input Pin
Serial Input Channel Clock Pin
Power-Down Pin
When “L”, the circuit is in power-down mode.
The AK4364 should always be reset upon power-up.
Chip Select Pin at 3-wire Serial control mode
This pin should be connected to DVDD at I
2
C Bus control mode.
Control Clock Pin at I
2
C bus control mode
Control Clock Pin at 3-wire serial control mode
Control Data Input/Output Pin at I
2
C Bus control mode
Control Data Input Pin at 3-wire serial control mode
Test pin
This pin should be connected to DVSS.
Digital Input Level Select Pin
“L”: CMOS, “H”: TTL
Control Mode Select Pin
“L”: 3-wire Serial, “H”: I
2
C Bus
Chip Address Select 0 Pin
Chip Address Select 1 Pin
Rch Analog Output Pin
Lch Analog Output Pin
Common Voltage Output Pin, AVDD/2
Used for analog common voltage.
Large external capacitor is used to reduce power supply noise.
Analog Ground Pin
Analog Power Supply Pin
Output Pin for Loop Filter of PLL Circuit
This pin should be connected to AVSS with one resister and one capacitor in series.
( See “SYSTEM DESIGN”.)
Zero Input Detect Pin
When SDTI follows a total 8192 LRCK cycles with “0” input data or RSTN = “0”,
this pin goes to “H”.
2
3
4
5
TX
DVDD
DVSS
MCKI
O
-
-
I
6
7
8
9
BICK
SDTI
LRCK
PDN
I
I
I
I
10
CSN
I
SCL
CCLK
SDA
CDTI
TST
I
I
11
I/O
I
I
12
13
14
TTL
I
15
I2C
I
16
17
18
19
20
CAD0
CAD1
AOUTR
AOUTL
VCOM
I
I
O
O
O
21
22
23
AVSS
AVDD
FLT
-
-
O
24
DZF
O
Note: No input pins should be left floating.