參數(shù)資料
型號(hào): AK4348VF
廠商: Asahi Kasei Microsystems Co.,Ltd
英文描述: 3.3V 192kHz 24-Bit 8-Channel DAC
中文描述: 3.3 192kHz的24位8通道DAC
文件頁(yè)數(shù): 21/31頁(yè)
文件大?。?/td> 386K
代理商: AK4348VF
ASAHI KASEI
[AK4348]
MS0532-E-00
2006/07
- 21 -
(2) I
2
C-bus Control Mode (I2C pin = “H”)
The AK4348 supports fast-mode I
2
C-bus system (max: 400kHz).
Figure 15 shows the data transfer sequence at the I
2
C-bus mode. All commands are preceded by a START condition. A
HIGH to LOW transition on the SDA line while SCL is HIGH indicates a START condition (Figure 19). After the
START condition, a slave address is sent. This address is 7 bits long followed by an eighth bit which is a data direction
bit (R/W) (Figure 16). The most significant five bits of the slave address are fixed as “00100”. The next two bits are
CAD1 and CAD0 (chip address bits). The bits identify the specific device on the bus. The hard-wired input pins (CAD1
and CAD0 pins) set them. If the slave address match that of the AK4348 and R/W bit is “0”, the AK4348 generates the
acknowledge and the write operation is executed. If R/W bit is “1”, the AK4348 generates the not acknowledge since the
AK4348 can be only a slave-receiver. The master must generate the acknowledge-related clock pulse and release the
SDA line (HIGH) during the acknowledge clock pulse (Figure 20).
The second byte consists of the address for control registers of the AK4348. The format is MSB first, and those most
significant 3-bits are fixed to zeros (Figure 17). Those data after the second byte contain control data. The format is MSB
first, 8bits (Figure 18). The AK4348 generates an acknowledge after each byte has been received. A data transfer is
always terminated by a STOP condition generated by the master. A LOW to HIGH transition on the SDA line while SCL
is HIGH defines a STOP condition (Figure 19).
The AK4348 is capable of more than one byte write operation by one sequence. After receipt of the third byte, the
AK4348 generates an acknowledge, and awaits the next data again. The master can transmit more than one byte instead
of terminating the write cycle after the first data byte is transferred. After the receipt of each data, the internal 5bits
address counter is incremented by one, and the next data is taken into next address automatically. If the addresses exceed
1FH prior to generating the stop condition, the address counter will “roll over” to 00H and the previous data will be
overwritten.
The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line
can only change when the clock signal on the SCL line is LOW (Figure 21) except for the START and the STOP
condition.
S
T
A
R
T
Slave
Address
Address(n)
SDA
A
C
K
A
C
K
S
A
C
K
Sub
Data(n)
P
S
T
O
P
Data(n+x)
A
C
K
Data(n+1)
A
C
K
R/W
A
C
K
Figure 15. Data transfer sequence at the I
2
C-bus mode
0
0
1
0
0
CAD1
CAD0
R/W
(Those CAD1/0 should match with CAD1/0 pins)
Figure 16. The first byte
0
0
0
A4
A3
A2
A1
A0
Figure 17. The second byte
D7
D6
D5
D4
D3
D2
D1
D0
Figure 18. Byte structure after the second byte
相關(guān)PDF資料
PDF描述
AK4351 ECONOLINE: REC3-S_DRW(Z)/H4,H6 - Safety standards and approval: EN 60950 certified, rated for 250VAV (LVD test report)- Applied for Ul 1950 Component Recognised Certification- 3W DIP Package- 4kVDC & 6kVDC Isolation- Regulated Output- Continuous Short Circiut Protection Auto-Restarting
AK4351VT 18 BIT ADVANCED MULTI BIT 2CH DAC
AK4352 2V & LOW POWER MULTI-BIT DAC
AK4352VT 2V & LOW POWER MULTI-BIT DAC
AK4353VF 96kHz 24BIT DAC WITH DIT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AK4351 制造商:AKM 制造商全稱:AKM 功能描述:18 BIT ADVANCED MULTI BIT 2CH DAC
AK4351VT 制造商:AKM 制造商全稱:AKM 功能描述:18 BIT ADVANCED MULTI BIT 2CH DAC
AK4351VTP-E2 制造商:AKM Semiconductor Inc 功能描述:AK4351VTP-E2
AK4352 制造商:AKM 制造商全稱:AKM 功能描述:2V & LOW POWER MULTI-BIT DAC
AK4352VT 制造商:AKM 制造商全稱:AKM 功能描述:2V & LOW POWER MULTI-BIT DAC