- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385090 > AK4346 (Asahi Kasei Microsystems Co.,Ltd) 3.3V 192kHz 24-Bit 6-Channel DAC PDF資料下載
參數(shù)資料
| 型號： | AK4346 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 英文描述： | 3.3V 192kHz 24-Bit 6-Channel DAC |
| 中文描述： | 3.3 192kHz的24位6通道DAC |
| 文件頁數(shù)： | 20/31頁 |
| 文件大?。?/td> | 379K |
| 代理商： | AK4346 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
ASAHI KASEI
[AK4346]
MS0531-E-00
2006/07
- 20 -
Register Control Interface
The AK4346 controls its functions via registers. Two types of control mode can be used to write to the internal registers.
In I
2
C-bus mode, the chip address is determined by the state of the CAD0-1 pins. In 3-wire mode, the chip address can
be selected by the state of the CAD1 pin. RSTB pin = “L” initializes the registers to their default values. Writing “0” to
the RSTN bit resets the internal timing circuit, but the registers are not initialized.
* The AK4346 does not support the read command.
* When the AK4346 is in the power down mode (RSTB bit = “L”) or the MCLK is not provided, writing to control
registers is prohibited.
* When the state of P/S pin is changed, the AK4346 should be reset by RSTB bit = “L”.
* In serial control mode, the setting of parallel pins is invalid.
Function
Parallel control mode
Double sampling mode at 128/192fs
De-emphasis
SMUTE
Zero Detection
24-bit LSB justified format
TDM256 mode
TDM128 mode
Serial control mode
O
O
O
O
O
O
O
-
O
O
-
-
O
-
Table 12. Function Table (O: Supported, -: Not supported)
(1) 3-wire Serial Control Mode (I2C pin = “L”)
Internal registers may be written to via the 3-wire
μ
P interface pins (CSN, CCLK and CDTI). The data on this interface
consists of Chip Address (2-bits, C1/0; C1=CAD1 and C0 is fixed to “1”), Read/Write (1-bit; fixed to “1”, Write only),
Register Address (MSB first, 5-bits) and Control Data (MSB first, 8-bits). The AK4346 latches the data on the rising edge
of CCLK, so data should clocked in on the falling edge. The writing of data becomes valid by the rising edge of CSN. The
clock speed of CCLK is 5MHz (max).
CDTI
CCLK
CSN
C1
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
D4
D5
D6
D7
A1
A2
A3
A4
R/W
C0
A0
D0
D1
D2
D3
C1-C0: Chip Address (C1=CAD1, C0=“1”)
R/W: READ/WRITE (Fixed to “1”, Write only)
A4-A0: Register Address
D7-D0: Control Data
Figure 14. Control I/F Timing
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4346EF | 3.3V 192kHz 24-Bit 6-Channel DAC |
| AK4346VF | 3.3V 192kHz 24-Bit 6-Channel DAC |
| AK4348 | 3.3V 192kHz 24-Bit 8-Channel DAC |
| AK4348EF | 3.3V 192kHz 24-Bit 8-Channel DAC |
| AK4348VF | 3.3V 192kHz 24-Bit 8-Channel DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4346EF | 制造商:AKM 制造商全稱:AKM 功能描述:3.3V 192kHz 24-Bit 6-Channel DAC |
| AK4346VF | 制造商:AKM 制造商全稱:AKM 功能描述:3.3V 192kHz 24-Bit 6-Channel DAC |
| AK4348 | 制造商:AKM 制造商全稱:AKM 功能描述:3.3V 192kHz 24-Bit 8-Channel DAC |
| AK4348EF | 制造商:AKM 制造商全稱:AKM 功能描述:3.3V 192kHz 24-Bit 8-Channel DAC |
| AK4348VF | 制造商:AKM 制造商全稱:AKM 功能描述:3.3V 192kHz 24-Bit 8-Channel DAC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。