- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385090 > AK4140 (Asahi Kasei Microsystems Co.,Ltd) Digital BTSC Decoder PDF資料下載
參數(shù)資料
| 型號： | AK4140 |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 英文描述： | Digital BTSC Decoder |
| 中文描述： | 數(shù)字BTSC解碼器 |
| 文件頁數(shù)： | 8/43頁 |
| 文件大?。?/td> | 538K |
| 代理商： | AK4140 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
ASAHI KASEI
[AK4140]
Parameter
Audio Interface Timing (Master mode)
Normal mode (TDM1=“L”, TDM0=“L”)
SCLK Frequency
SCLK Duty
SCLK “
↓
” to LRCK
SCLK “
↓
” to SDTO
TDM256 mode (TDM1=“L”, TDM0=“H”)
SCLK Frequency
SCLK Duty (Note 7)
SCLK “
↓
” to LRCK
SCLK “
↓
” to SDTO
TDMIN Hold Time
TDMIN Setup Time
TDM128 mode (TDM1=“H”, TDM0=“H”)
SCLK Frequency
SCLK Duty
SCLK “
↓
” to LRCK
SCLK “
↓
” to SDTO
TDMIN Hold Time
TDMIN Setup Time
Power-Down & Reset Timing
PDN Pulse Width (Note 8)
PDN “
↑
” to SDTO valid (Note 9)
Note 6. SCLK rising edge must not occur at the same time as LRCK edge.
Note 7. This value is MCLK=512fs. Duty cycle is not guaranteed when MCLK=256fs/384fs.
Note 8. The AK4140 can be reset by bringing the PDN pin = “L”.
Note 9. This cycle is the number of LRCK rising edges from the PDN pin = “H”.
Parameter
Control Interface Timing (I
2
C Bus):
SCL Clock Frequency
Bus Free Time Between Transmissions
Start Condition Hold Time
(prior to first clock pulse)
Clock Low Time
Clock High Time
Setup Time for Repeated Start Condition
SDA Hold Time from SCL Falling (Note 10)
SDA Setup Time from SCL Rising
Rise Time of Both SDA and SCL Lines
Fall Time of Both SDA and SCL Lines
Setup Time for Stop Condition
Pulse Width of Spike Noise
Suppressed by Input Filter
Capacitive load on bus
Note 10. Data must be held for sufficient time to bridge the 300 ns transition time of SCL.
Symbol
fBCK
dBCK
tMBLR
tBSD
fBCK
dBCK
tMBLR
tBSD
tSDH
tSDS
fBCK
dBCK
tMBLR
tBSD
tSDH
tSDS
tPD
tPDV
min
20
40
12
20
10
10
12
20
10
10
150
typ
64fs
50
256fs
50
128fs
50
516
max
20
40
12
20
12
20
Units
Hz
%
ns
ns
Hz
%
ns
ns
ns
ns
Hz
%
ns
ns
ns
ns
ns
1/fs
Symbol
Min
-
1.3
0.6
1.3
0.6
0.6
0
0.1
-
-
0.6
0
0
typ
max
400
-
-
-
-
-
-
-
0.3
0.3
-
50
400
Units
kHz
μ
s
μ
s
μ
s
μ
s
μ
s
μ
s
μ
s
μ
s
μ
s
μ
s
ns
pF
fSCL
tBUF
tHD:STA
tLOW
tHIGH
tSU:STA
tHD:DAT
tSU:DAT
tR
tF
tSU:STO
tSP
Cb
MS0547-E-01
2007/03
- 8 -
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4140VF | Digital BTSC Decoder |
| AK4145 | Digital BTSC Stereo Encoder |
| AK4145ET | Digital BTSC Stereo Encoder |
| AK4170 | JT 26C 26#20 PIN GRND PLUG |
| AK4180 | Touch Screen Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK414096D | 制造商:ACCUTEK 制造商全稱:ACCUTEK MICROCIRCUIT CORPORATION 功能描述:65,536 x 32 Bit CMOS/BiCMOS Static Random Access Memory |
| AK414096G | 制造商:ACCUTEK 制造商全稱:ACCUTEK MICROCIRCUIT CORPORATION 功能描述:65,536 x 32 Bit CMOS/BiCMOS Static Random Access Memory |
| AK414096S | 制造商:ACCUTEK 制造商全稱:ACCUTEK MICROCIRCUIT CORPORATION 功能描述:65,536 x 32 Bit CMOS/BiCMOS Static Random Access Memory |
| AK414096W | 制造商:ACCUTEK 制造商全稱:ACCUTEK MICROCIRCUIT CORPORATION 功能描述:65,536 x 32 Bit CMOS/BiCMOS Static Random Access Memory |
| AK414096Z | 制造商:ACCUTEK 制造商全稱:ACCUTEK MICROCIRCUIT CORPORATION 功能描述:32,768 x 32 Bit CMOS/BiCMOS Static Random Access Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。