參數(shù)資料
型號: AK4140
廠商: Asahi Kasei Microsystems Co.,Ltd
英文描述: Digital BTSC Decoder
中文描述: 數(shù)字BTSC解碼器
文件頁數(shù): 34/43頁
文件大小: 538K
代理商: AK4140
ASAHI KASEI
[AK4140]
3. READ Operations
Set R/W bit = “1” for the READ operation of the AK4140.
After transmission of a data, the master can read next address’s data by generating the acknowledge instead of terminating
the write cycle after the receipt the first data word. After the receipt of each data, the internal 5bits address counter is
incremented by one, and the next data is taken into next address automatically. If the address exceed 08H prior to
generating the stop condition, the address counter will “roll over” to 00H and the previous data will be overwritten.
The AK4140 supports two basic read operations: CURRENT ADDRESS READ and RANDOM READ.
3-1. CURRENT ADDRESS READ
The AK4140 contains an internal address counter that maintains the address of the last word accessed, incremented by
one. Therefore, if the last access (either a read or write) was to address n, the next CURRENT READ operation would
access data from the address n+1.
After receipt of the slave address with R/W bit set to “1”, the AK4140 generates an acknowledge, transmits 1byte data
which address is set by the internal address counter and increments the internal address counter by 1. If the master does
not generate an acknowledge to the data but generate the stop condition, the AK4140 discontinues transmission
S
T
A
R
T
SDA
A
C
K
A
C
K
S
Slave
Address
A
C
K
Data(n)
Data(n+1)
P
S
T
O
P
Data(n+x)
A
C
K
Data(n+2)
Figure 23. CURRENT ADDRESS READ
3-2. RANDOM READ
Random read operation allows the master to access any memory location at random. Prior to issuing the slave address
with the R/W bit set to “1”, the master must first perform a “dummy” write operation.
The master issues the start condition, slave address(R/W=“0”) and then the register address to read. After the register
address’s acknowledge, the master immediately reissues the start condition and the slave address with the R/W bit set to
“1”. Then the AK4140 generates an acknowledge, 1byte data and increments the internal address counter by 1. If the
master does not generate an acknowledge to the data but generate the stop condition, the AK4140 discontinues
transmission.
S
T
A
R
T
T
SDA
A
C
K
A
C
K
S
S
S
T
A
R
Slave
Address
Word
Address(n)
Slave
Address
A
C
K
Data(n)
A
C
K
P
S
T
O
P
Data(n+x)
A
C
K
Data(n+1)
Figure 24. RANDOM READ
MS0547-E-01
2007/03
- 34 -
相關PDF資料
PDF描述
AK4140VF Digital BTSC Decoder
AK4145 Digital BTSC Stereo Encoder
AK4145ET Digital BTSC Stereo Encoder
AK4170 JT 26C 26#20 PIN GRND PLUG
AK4180 Touch Screen Controller
相關代理商/技術參數(shù)
參數(shù)描述
AK414096D 制造商:ACCUTEK 制造商全稱:ACCUTEK MICROCIRCUIT CORPORATION 功能描述:65,536 x 32 Bit CMOS/BiCMOS Static Random Access Memory
AK414096G 制造商:ACCUTEK 制造商全稱:ACCUTEK MICROCIRCUIT CORPORATION 功能描述:65,536 x 32 Bit CMOS/BiCMOS Static Random Access Memory
AK414096S 制造商:ACCUTEK 制造商全稱:ACCUTEK MICROCIRCUIT CORPORATION 功能描述:65,536 x 32 Bit CMOS/BiCMOS Static Random Access Memory
AK414096W 制造商:ACCUTEK 制造商全稱:ACCUTEK MICROCIRCUIT CORPORATION 功能描述:65,536 x 32 Bit CMOS/BiCMOS Static Random Access Memory
AK414096Z 制造商:ACCUTEK 制造商全稱:ACCUTEK MICROCIRCUIT CORPORATION 功能描述:32,768 x 32 Bit CMOS/BiCMOS Static Random Access Memory