
[AK4127]
OPERATION OVERVIEW
■
System Clock & Audio Interface Format for Input PORT
The input port works in master mode or slave mode. An internal system clock is created by the internal PLL using ILRCK
(Mode 0
~
3 of Table 2) or IBICK (Mode 4
~
7 of Table 2) in slave mode. The MCLK is not needed in slave mode. And
an internal system clock is created by IMCLK (Mode 8
~
15 of Table 2) in master mode. The PLL2-0 pins and IDIF2-0
pins select the master/slave and PLL mode. The PLL2-0 pins and IDIF2-0 pins should be controlled when the PDN pin =
“L”. When the PLL2-0 pin= “L/H/H”, setting the output port slave (CMODE2-0pin = “H/L/L” or “H/H/L”) enables the
TDM mode at the output port.
The IDIF2-0 pins select the audio interface format for the input port. The audio data is MSB first, 2’s compliment format.
The SDTI is latched on the rising edge of IBICK. Select the audio interface format when the PDN pin = “L”. When in
BYPASS mode, both IBICK and OBICK are fixed to 64fs.
Mode IDIF2 IDIF1 IDIF0
SDTI Format
0
L
L
L
16bit, LSB justified
1
L
L
H
20bit, LSB justified
2
L
H
L
24/20bit, MSB justified
3
L
H
H
24/16bit, I
2
S Compatible
4
H
L
L
24bit, LSB justified
5
H
L
H
24bit, MSB justified
6
H
H
L
24bit, I
2
S Compatible
7
H
H
H
Table 1. Input Audio Interface Format (Input PORT)
ILRCK
IBICK
IBICK Freq
≥
32fsi
≥
40fsi
≥
48fsi
≥
48fsi or 32fsi
≥
48fsi
64fs
64fs
Master / Slave
Input
Input
Slave
Output
Output
Master
Reserved
SMUTE
Note 14)
(
Master / Slave
PLL2
PLL1
PLL0
ILRCK Freq
IBICK Freq
IMCLK
Mode
0
1
2
3
L
L
L
L
L
L
H
H
L
H
L
H
8k
~
96kHz
8k
~
216kHz
16k
~
216kHz
(
Note 10
)
Manual
Semi-Auto
Manual
Depending
on IDIF2-0
Note 11)
(
Not
needed.
Note 13)
(
Slave
4
H
L
L
32fsi
(Note 12)
64fsi
128fsi
64fsi
IMCLK = DVSS
IBICK = Input
ILRCK = Input
5
6
7
8
9
10
11
12
13
14
15
H
H
H
L
L
L
L
H
H
H
H
L
H
H
L
L
H
H
L
L
H
H
Table 2. PLL Setting (Input PORT)
H
L
H
L
H
L
H
L
H
L
H
Manual
Not
needed.
Note 13)
8k
~
216kHz
Note 11
)
(
(
Semi-Auto
128fsi
256fsi
512fsi
128fsi
192fsi
384fsi
768fsi
192fsi
8k
~
216kHz
8k
~
108kHz
8k
~
54kHz
8k
~
216kHz
8k
~
216kHz
8k
~
108kHz
8k
~
54kHz
8k
~
216kHz
Manual
Semi-Auto
Master
IMCLK = Input
IBICK = Output
ILRCK = Output
64fsi
Manual
Semi-Auto
Note 10. PLL lock rage is changed by the value of R and C connected FILT pin. Refer to “PLL Loop Filter”.
Note 11. The IBCIK must be continuous except when the clocks are changed.
Note 12. IBCIK = 32fsi is supported only 16bit LSB justified and I
2
S Compatible.
Note 13. Fixed to DVSS.
Note 14. Refer to “Soft Mute Operation” for Manual mode and Semi-Auto mode.
MS0593-E-01
2007/07
- 13 -