- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385089 > AK4116VN (Asahi Kasei Microsystems Co.,Ltd) Low Power 48kHz Digital Audio Receiver PDF資料下載
參數(shù)資料
| 型號： | AK4116VN |
| 廠商： | Asahi Kasei Microsystems Co.,Ltd |
| 英文描述： | Low Power 48kHz Digital Audio Receiver |
| 中文描述： | 低功率48kHz的數(shù)字音頻接收器 |
| 文件頁數(shù)： | 17/37頁 |
| 文件大?。?/td> | 372K |
| 代理商： | AK4116VN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
ASAHI KASEI
[AK4116]
MS0156-E-03
2005/08
- 17 -
Interrupt Handling
There are eight events which cause the INT1-0 pins to go “H”.
1. UNLCK: PLL unlock state detect
“1” when the PLL loses lock. The AK4116 loses lock when the distance between two preambles is
not correct or when those preambles are not correct.
2. PAR: Parity error or biphase coding error detection
“1” when parity error or biphase coding error is detected, updated every sub-frame cycle. Reading
this register resets it.
3. AUTO: Non-PCM or DTS-CD Bit Stream detection
The OR function of NPCM and DTSCD bits is output to the AUTO bit.
4. V: Validity flag detection
“1” when validity flag is detected. Updated every sub-frame cycle.
5. AUDION: Non-audio detection
“1” when the “AUDIO” bit in recovered channel status indicates “1”. Updated every block cycle.
6. STC: Sampling frequency or pre-emphasis information change detection
“1” when FS3-0 or PEM bit changes. Reading this register resets it.
7. QINT: U bit (Q-subcode) sync flag
“1” when the Q-subcode differs from old one, and stays “1” until this register is read. Updated
every sync code cycle for Q-subcode. Reading this register resets it.
8. CINT: Channel status sync flag
“1” when received C bits differ from old ones, and stays “1” until this register is read. Updated
every block cycle. Reading this register resets it.
INT1-0 pins output an OR’ed signal based on the above eight interrupt events. When masked, the interrupt event does not
affect the operation of the INT1-0 pins (the masks do not affect the resisters (UNLCK, PAR, etc.) themselves). Once
INT0 pin goes to “H”, it maintains “H” for 1024 cycles (this value can be changed by the EFH1-0 bits) after all events
not masked by mask bits are cleared. INT1 pin immediately goes to “L” when those events are cleared.
UNLCK, AUTO, V and AUDION bits indicate the interrupt status events above in real time. Once PAR, STC, QINT or
CINT bit goes to “1”, it stays “1” until the register is read. INT pin holds “H” for one sub-frame, then goes to “L” in this
case.
When the AK4116 loses lock, the channel status bits are initialized. In this initial state, INT0 outputs the OR’ed signal
between UNLCK and PAR bits. INT1 outputs the OR’ed signal to AUTO, V and AUDION. INT1-0 pins are “L” when
the PLL is OFF (Clock Operation Mode 1).
Event
UNLCK
PAR
Others
1
x
0
1
0
0
Table 6. Interrupt handling
SDTO Pin
x
x
x
“L”
Previous Data
Output
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AK4120 | Sample Rate Converter with Mixer and Volume |
| AK4121A | Asynchronous Sample Rate Converter |
| AK4121AVF | Asynchronous Sample Rate Converter |
| AK4121 | ASYNCHRONOUS SAMPLE RATE CONVERTER |
| AK4125VF | 192kHz / 24Bit High Performance Asynchronous SRC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AK4116VNP-L | 制造商:Asahi Kasei Microsystems Co Ltd 功能描述: |
| AK4117 | 制造商:AKM 制造商全稱:AKM 功能描述:Low Power 192kHz Digital Audio Receiver |
| AK4117_10 | 制造商:AKM 制造商全稱:AKM 功能描述:Low Power 192kHz Digital Audio Receiver |
| AK4117VF | 制造商:AKM 制造商全稱:AKM 功能描述:Low Power 192kHz Digital Audio Receiver |
| AK4117VFP-E2 | 功能描述:IC RCVR DGTL AUD 24VSOP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:- 其它有關(guān)文件:STA321 View All Specifications 標準包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱:497-11050-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。