參數(shù)資料
型號(hào)： AK4103AVF
廠商： Asahi Kasei Microsystems Co.,Ltd
英文描述： 192 KHZ 24 BIT DIT
中文描述： 192千赫24位動(dòng)態(tài)網(wǎng)
文件頁(yè)數(shù)： 10/26頁(yè)
文件大?。?/td> 298K
代理商： AK4103AVF
ASAHI KASEI
[AK4103A]
MS0251-E-00
2003/07
- 10 -
OPERATION OVERVIEW
n
General Description
The AK4103A is a monolithic CMOS circuit that biphase-encodes and transmits audio data, auxiliary information data
and etc according to the AES3, IEC60958, S/PDIF and EIAJ CP1201 interface standards. There is one set of stereo
channels that can be transmitted simultaneously. The chip accepts audio data and auxiliary information data separately,
biphase-mark encodes the data internally, and drives it directly or through a transformer to a transmission line. There are
two modes of operation: asynchronous and synchronous. See section of “Asynchronous mode / Synchronous mode”.
n
Initialization
The AK4103A takes 8 bit clock cycles to initialize after PDN pin goes inactive. Also, for correct synchronization,
MCLK should be synchronized with LRCK but the phase is not critical.
n
MCLK and LRCK Relationship
For correct synchronization, MCLK and LRCK should be derived from the same clock signal either directly (as through
a frequency divider) or indirectly (for example, as through a DSP). The relationship of BICK to LRCK is fixed and
should not change. If MCLK or LRCK move such that they are shifted (128fs x 3) or more MCLK cycles from their
initial conditions, the chip will reset the internal frame and bit counters. However, control registers are not initialized.
The following frequencies are supported for MCLK.
CKS1
CKS0
0
0
0
1
1
0
1
1
Table 1. MCLK Frequency
n
Asynchronous Mode/ Synchronous Mode
1. Asynchronous Mode (software controlled)
The AK4103A can be configured in the asynchronous mode by connecting the ANS pin to logic “L”. In this mode the
16 to 24-bit audio samples are accepted through a configured audio serial port, and the channel status and user data
through a serial control host interface (SCI). The SCI allows access to internal buffer memory and control registers
which are used to store the channel status and user data. 4bytes per channel of user and channel status is stored. This
data is multiplexed with the audio data from the audio serial port, the parity bit is generated, and the bit stream is
biphase-mark encoded and driven through the RS422 line driver. The CRCC code for the channel status is also
generated according to the professional mode definition in the AES3 standards. This mode also allows for software
control for mute, reset, audio format selection, clock frequency settings and output enables, via the serial host interface.
MCLK
128fs
256fs
384fs
512fs
fs
28k-192kHz
28k-108kHz
28k-54kHz
28k-54kHz
相關(guān)PDF資料
PDF描述
AK4104ET 192kHz 24-Bit 3.3V DIT
AK4104 192kHz 24-Bit 3.3V DIT
AK410A Quad Outputs 192kHz 24-Bit DIT
AK4112 High Feature 96kHz 24bit DIR
AK4110 Circular Connector; No. of Contacts:37; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:14; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:14-37 RoHS Compliant: No
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AK4103AVFP-E2 功能描述:IC TX DGTL AUD QD 192KHZ 24VSOP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:- 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱:497-11050-6
AK4104 制造商:AKM 制造商全稱:AKM 功能描述:192kHz 24-Bit 3.3V DIT
AK4104_10 制造商:AKM 制造商全稱:AKM 功能描述:192kHz 24-Bit 3.3V DIT
AK4104ET 制造商:AKM 制造商全稱:AKM 功能描述:192kHz 24-Bit 3.3V DIT
AK4104ETP-E2 制造商:AKM Semiconductor Inc 功能描述:AK4104ETP-E2
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*