Revision 17 2-11 Table 2-17 Different Components Contributing to Dynamic Power Consumption in IGLOO nano " />
參數(shù)資料
型號: AGLN250V2-CSG81I
廠商: Microsemi SoC
文件頁數(shù): 71/150頁
文件大?。?/td> 0K
描述: IC FPGA NANO 1KB 250K 81-CSP
標(biāo)準(zhǔn)包裝: 640
系列: IGLOO nano
邏輯元件/單元數(shù): 6144
RAM 位總計(jì): 36864
輸入/輸出數(shù): 60
門數(shù): 250000
電源電壓: 1.14 V ~ 1.575 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 85°C
封裝/外殼: 81-WFBGA,CSBGA
供應(yīng)商設(shè)備封裝: 81-CSP(5x5)
IGLOO nano Low Power Flash FPGAs
Revision 17
2-11
Table 2-17 Different Components Contributing to Dynamic Power Consumption in IGLOO nano Devices
For IGLOO nano V2 Devices, 1.2 V Core Supply Voltage
Parameter
Definition
Device-Specific Dynamic Power (W/MHz)
AGLN250 AGLN125 AGLN060 AGLN020 AGLN015 AGLN010
PAC1
Clock contribution of a Global Rib
2.829
2.875
1.728
0
PAC2
Clock contribution of a Global Spine
1.731
1.265
1.268
2.562
1.685
PAC3
Clock contribution of a VersaTile row
0.957
0.963
0.967
0.862
0.858
PAC4
Clock contribution of a VersaTile used
as a sequential module
0.098
0.094
0.091
PAC5
First contribution of a VersaTile used
as a sequential module
0.045
PAC6
Second contribution of a VersaTile
used as a sequential module
0.186
PAC7
Contribution of a VersaTile used as a
combinatorial module
0.11
PAC8
Average contribution of a routing net
0.45
PAC9
Contribution of an I/O input pin
(standard-dependent)
PAC10
Contribution of an I/O output pin
(standard-dependent)
PAC11
Average contribution of a RAM block
during a read operation
25.00
N/A
PAC12
Average contribution of a RAM block
during a write operation
30.00
N/A
PAC13
Dynamic contribution for PLL
2.10
N/A
Table 2-18 Different Components Contributing to the Static Power Consumption in IGLOO nano Devices
For IGLOO nano V2 Devices, 1.2 V Core Supply Voltage
Parameter
Definition
Device-Specific Static Power (mW)
AGLN250 AGLN125 AGLN060 AGLN020 AGLN015 AGLN010
PDC1
Array static power in Active mode
PDC2
Array static power in Static (Idle)
mode
PDC3
Array static power in Flash*Freeze
mode
PDC4 1
Static PLL contribution
0.90
N/A
PDC5
Bank quiescent power
(VCCI-dependent)2
Notes:
1. Minimum contribution of the PLL when running at lowest frequency.
2. For a different output load, drive strength, or slew rate, Microsemi recommends using the Microsemi power spreadsheet
calculator or the SmartPower tool in Libero SoC.
相關(guān)PDF資料
PDF描述
BR93L76RFVT-WE2 IC EEPROM 8KBIT 2MHZ 8TSSOP
AGLN250V2-ZCSG81I IC FPGA NANO 1KB 250K 81-CSP
A40MX02-FPLG68 IC FPGA MX SGL CHIP 3K 68-PLCC
A40MX02-FPL68 IC FPGA MX SGL CHIP 3K 68-PLCC
BR25S640F-WE2 IC EEPROM SPI 64KB 20MHZ 8-SOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AGLN250V2-DIELOT 制造商:Microsemi Corporation 功能描述:AGLN250V2-DIELOT - Gel-pak, waffle pack, wafer, diced wafer on film 制造商:Microsemi SOC Products Group 功能描述:AGLN250V2-DIELOT - Gel-pak, waffle pack, wafer, diced wafer on film
AGLN250V2-QNG100I 制造商:Microsemi Corporation 功能描述:FPGA IGLOO NANO FAMILY 250K GATES 130NM (CMOS) TECHNOLOGY 1. - Trays
AGLN250V2-VQ100 功能描述:IC FPGA NANO 1KB 250K 100VQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:IGLOO nano 標(biāo)準(zhǔn)包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計(jì):- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA,CSBGA 供應(yīng)商設(shè)備封裝:289-CSP(14x14)
AGLN250V2-VQ100I 功能描述:IC FPGA NANO 1KB 250K 100VQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:IGLOO nano 標(biāo)準(zhǔn)包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計(jì):- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA,CSBGA 供應(yīng)商設(shè)備封裝:289-CSP(14x14)
AGLN250V2-VQG100 功能描述:IC FPGA 250K 1.2-1.5V 100VTQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:IGLOO nano 標(biāo)準(zhǔn)包裝:60 系列:XP LAB/CLB數(shù):- 邏輯元件/單元數(shù):10000 RAM 位總計(jì):221184 輸入/輸出數(shù):244 門數(shù):- 電源電壓:1.71 V ~ 3.465 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:388-BBGA 供應(yīng)商設(shè)備封裝:388-FPBGA(23x23) 其它名稱:220-1241