參數(shù)資料
型號: ADW54012Z-0REEL7
廠商: Analog Devices Inc
文件頁數(shù): 10/28頁
文件大小: 0K
描述: IC CROSSPOINT SWITCH 8X8 32LFCSP
標(biāo)準(zhǔn)包裝: 1,500
功能: 交叉點開關(guān)
電路: 1 x 8:8
導(dǎo)通狀態(tài)電阻: 35 歐姆
電壓電源: 單/雙電源
電壓 - 電源,單路/雙路(±): 12 V,±5 V
電流 - 電源: 50nA
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 32-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 32-LFCSP-VQ(5x5)
包裝: 帶卷 (TR)
ADG2188
Rev. 0 | Page 18 of 28
THEORY OF OPERATION
The ADG2188 is an analog cross point switch with an array size
of 8 × 8. The eight rows are referred to as the X input/output
lines, and the eight columns are referred to as the Y input/output
lines. The device is fully flexible in that it connects any X line or
number of X lines with any Y line when turned on. Similarly, it
connects any X line with any number of Y lines when turned on.
Control of the ADG2188 is carried out via an I2C interface.
The device can be operated from single supplies of up to 13.2 V
or from dual ±5 V supplies. The ADG2188 has many attractive
features, such as the ability to reset all the switches, the ability to
update many switches at the same time, and the option of reading
back the status of any switch. All of these features are described
in more detail here in the Theory of Operation section.
RESET/POWER-ON RESET
The ADG2188 offers the ability to reset all of the 64 switches
to the off state. This is done through the RESET pin. When the
RESET pin is low, all switches are open (off), and appropriate
registers are cleared. Note that the ADG2188 also has a power-
on reset block. This ensures that all switches are in the off
condition at power-up of the device. In addition, all internal
registers are filled with 0s and remain so until a valid write to
the ADG2188 takes place.
LOAD SWITCH (LDSW)
LDSW is an active high command that allows a number of
switches to be simultaneously updated. This is useful in
applications where it is important to have synchronous
transmission of signals. There are two LDSW modes: the
transparent mode and the latched mode.
Transparent Mode
In this mode, the switch position changes after the new word is
written into the input shift register. LDSW is set to 1.
Latched Mode
In this mode, the switch positions are not updated at the same
time that the input registers are written to. This is achieved by
setting LDSW to 0 for each word (apart from the last word)
written to the device. Then, setting LDSW to 1 for the last word
allows all of the switches in that sequence to be simultaneously
updated.
READBACK
Readback of the switch array conditions is also offered when in
standard mode and fast mode. Readback enables the user to
check the status of the switches of the ADG2188. This is very
useful when debugging a system.
相關(guān)PDF資料
PDF描述
AGB75LC04-QU-E IC GUI PROC 24BIT COLOR 208PQFP
AGL1000V2-FGG484I IC FPGA 1KB FLASH 1M 484FBGA
AGLN010V2-UCG36 IC FPGA 10K 1.2-1.5V 36UCG
AGLP125V2-CS289I IC FPGA IGLOO PLUS 125K 289-CSP
AK4420ETP-E2 IC DAC 24BIT STEREO 16TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADW54013Z-0REEL7 制造商:Analog Devices 功能描述:
ADW58001Z-0 制造商:Analog Devices 功能描述:
ADW58001Z-0-REEL 制造商:Analog Devices 功能描述:
ADW60008ARMZ-RL 制造商:Analog Devices 功能描述:
ADW60010DRTZ-R7 制造商:Analog Devices 功能描述: