- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374047 > ADV7343BSTZ (ANALOG DEVICES INC) Multiformat Video Encoder Six, 11-Bit, 297 MHz DACs PDF資料下載
參數(shù)資料
| 型號： | ADV7343BSTZ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | DAC |
| 英文描述： | Multiformat Video Encoder Six, 11-Bit, 297 MHz DACs |
| 中文描述： | SERIAL INPUT LOADING, 11-BIT DAC, QFP64 |
| 封裝： | ROHS COMPLIANT, MS-026BCD, LQFP-64 |
| 文件頁數(shù)： | 44/88頁 |
| 文件大小： | 1053K |
| 代理商： | ADV7343BSTZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁當前第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
ADV7342/ADV7343
INPUT CONFIGURATION
The ADV7342/ADV7343 support a number of different input
modes. The desired input mode is selected using Subaddress
0x01, Bits[6:4]. The ADV7342/ADV7343 default to standard
definition only (SD only) upon power-up. Table 31 provides an
overview of all possible input configurations. Each input mode
is described in detail in the following sections.
STANDARD DEFINITION ONLY
Subaddress 0x01, Bits[6:4] = 000
Standard definition (SD) YCrCb data can be input in 4:2:2 format.
Standard definition (SD) RGB data can be input in 4:4:4 format.
A 27 MHz clock signal must be provided on the CLKIN_A pin.
Input synchronization signals are provided on the S_HSYNC
and S_VSYNC pins.
8-Bit 4:2:2 YCrCb Mode
Subaddress 0x87, Bit 7 = 0; Subaddress 0x88, Bit 3 = 0
In 8-bit 4:2:2 YCrCb input mode, the interleaved pixel data is
input on Pin S7 to Pin S0 (or Pin Y7 to Pin Y0, depending on
Rev. 0 | Page 44 of 88
Subaddress 0x01, Bit 7), with S0/Y0 being the LSB. The ITU-R
BT.601/656 input standard is supported.
16-Bit 4:2:2 YCrCb Mode
Subaddress 0x87, Bit 7 = 0; Subaddress 0x88, Bit 3 = 1
In 16-bit 4:2:2 YCrCb input mode, the Y pixel data is input on
Pin S7 to Pin S0 (or Pin Y7 to Pin Y0, depending on Subaddress
0x01, Bit 7), with S0/Y0 being the LSB.
The CrCb pixel data is input on Pin Y7 to Pin Y0 (or Pin C7 to
Pin C0, depending on Subaddress 0x01, Bit 7), with Y0/C0
being the LSB.
24-Bit 4:4:4 RGB Mode
Subaddress 0x87, Bit 7 = 1
In 24-bit 4:4:4 RGB input mode, the red pixel data is input on
Pin S7 to Pin S0, the green pixel data is input on Pin Y7 to
Pin Y0, and the blue pixel data is input on Pin C7 to Pin C0.
S0, Y0, and C0 are the respective bus LSBs.
Table 31. Input Configuration
Input Mode
1
000
SD Only
8-Bit YCrCb
2
16-Bit YCrCb
2,
3
8-Bit YCrCb
2
16-Bit YCrCb
2,
3
24-Bit RGB
3
001
ED/HD-SDR Only
4, 5
16-Bit YCrCb
24-Bit YCrCb
24-Bit RGB
3
010
ED/HD-DDR Only (8-Bit)
5
011
SD and ED/HD-SDR (24-Bit)
5
100
SD and ED/HD-DDR (16-Bit)
5
111
ED Only (54 MHz) (8-Bit)
5
1
The input mode is determined by Subaddress 0x01, Bits[6:4].
2
In SD only (YCrCb) mode, the format of the input data is determined by Subaddress 0x88, Bits[4:3]. See Table 26 for more information.
3
External synchronization signals must be used in this input mode. Embedded EAV/SAV timing codes are not supported.
4
In ED/HD-SDR only (YCrCb) mode, the format of the input data is determined by Subaddress 0x33, Bit 6. See Table 19 for more information.
5
ED = enhanced definition = 525p and 625p.
S
Y
C
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
Y/C/S Bus Swap (0x01[7]) = 0
CrCb
Y/C/S Bus Swap (0x01[7]) = 1
YCrCb
Y
SD RGB Input Enable (0x87[7]) = 1
G
ED/HD RGB Input Enable (0x35[1]) = 0
Y
Y
ED/HD RGB Input Enable (0x35[1]) = 1
G
YCrCb
Y (ED/HD)
YCrCb (ED/HD)
YCrCb
YCrCb
Y
CrCb
R
B
CrCb
Cb
Cr
R
B
YCrCb (SD)
YCrCb (SD)
CrCb (ED/HD)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7342 | Multiformat Video Encoder Six, 11-Bit, 297 MHz DACs |
| ADV7342BSTZ | Multiformat Video Encoder Six, 11-Bit, 297 MHz DACs |
| ADV7343 | Multiformat Video Encoder Six, 11-Bit, 297 MHz DACs |
| ADV7344 | Multiformat Video Encoder Six 14-Bit Noise Shaped Video DACs |
| ADV7344BSTZ | Multiformat Video Encoder Six 14-Bit Noise Shaped Video DACs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7343WBSTZ | 功能描述:IC ENCODER VID 12BIT DAC 64LQFP 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):在售 類型:視頻編碼器 應(yīng)用:DVD，Blu-Ray 電壓 - 電源，模擬:2.6 V ~ 3.46 V 電壓 - 電源，數(shù)字:1.71 V ~ 1.89 V 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商器件封裝:64-LQFP（10x10） 標準包裝:1 |
| ADV7343WBSTZ-RL | 功能描述:Video Encoder IC DVD, Blu-Ray 64-LQFP (10x10) 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):有效 類型:視頻編碼器 應(yīng)用:DVD，Blu-Ray 電壓 - 電源，模擬:2.6 V ~ 3.46 V 電壓 - 電源，數(shù)字:1.71 V ~ 1.89 V 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商器件封裝:64-LQFP（10x10） 標準包裝:1,500 |
| ADV7344 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Video Encoder Six 14-Bit Noise Shaped Video DACs |
| ADV7344BSTZ | 制造商:Analog Devices 功能描述: |
| ADV73505501 | 制造商:LG Corporation 功能描述:Frame Assembly |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。