- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374047 > ADV7341 (Analog Devices, Inc.) Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS PDF資料下載
參數(shù)資料
| 型號： | ADV7341 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS |
| 中文描述： | 多格式視頻編碼器，6個12位噪聲整形視頻㈢交叉連接系統(tǒng) |
| 文件頁數(shù)： | 47/88頁 |
| 文件大?。?/td> | 1066K |
| 代理商： | ADV7341 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
ADV7340/ADV7341
Whether the ED/HD Y data is clocked in upon the rising or
falling edge of CLKIN_B is determined by Subaddress 0x01,
Bits[2:1] (See the input sequence shown in Figure 52 and
Figure 53).
Rev. 0 | Page 47 of 88
CLKIN_A
CLKIN_B
S[9:0]
C[9:0]
Y[9:0]
P_VSYNC,
P_HSYNC,
P_BLANK
ED
DECODER
S_VSYNC,
S_HSYNC
27MHz
10
CrCb
CrCb
10
Y
3
2
YCrCb
27MHz
10
SD
DECODER
525p
OR
625p
0
ADV7340/
ADV7341
Figure 55. Simultaneous SD and ED Example Application
CLKIN_A
CLKIN_B
S[9:0]
C[9:0]
Y[9:0]
P_VSYNC,
P_HSYNC,
P_BLANK
HD
DECODER
S_VSYNC,
S_HSYNC
74.25MHz
10
CrCb
10
Y
3
2
YCrCb
27MHz
10
SD
DECODER
1080i
OR
720p
OR
1035i
0
ADV7340/
ADV7341
Figure 56. Simultaneous SD and HD Example Application
ENHANCED DEFINITION ONLY (AT 54 MHz)
Subaddress 0x01, Bits[6:4] = 111
Enhanced definition (ED) YCrCb data can be input in an
interleaved 4:2:2 format on an 8-/10-bit bus at a rate of 54 MHz.
A 54 MHz clock signal must be provided on the CLKIN_A pin.
Input synchronization signals are provided on the P_HSYNC,
P_VSYNC, and P_BLANK pins.
The interleaved pixel data is input on Pin Y9 to Pin Y2/Y0, with
Y0 being the LSB in 10-bit input mode.
3FF
00
00
XY
Cb0
Y0
Y1
Cr0
CLKIN_A
Y9–Y0
0
Figure 57. ED Only (at 54 MHz) Input Sequence (EAV/SAV)
MPEG2
DECO
DER
CLKIN_A
Y[9:0]
54MHz
P_VSYNC,
P_HSYNC,
P_BLANK
YCrCb
10
YCrCb
3
INTERLACED TO
PROGRESSIVE
0
ADV7340/
ADV7341
Figure 58. ED Only (at 54 MHz) Example Application
相關PDF資料 |
PDF描述 |
|---|---|
| ADV7341BSTZ | Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS |
| ADV7341EBZ | Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS |
| ADV7343BSTZ | Multiformat Video Encoder Six, 11-Bit, 297 MHz DACs |
| ADV7342 | Multiformat Video Encoder Six, 11-Bit, 297 MHz DACs |
| ADV7342BSTZ | Multiformat Video Encoder Six, 11-Bit, 297 MHz DACs |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7341BSTZ | 制造商:Analog Devices 功能描述:Video Encoder 6DAC 12-Bit 64-Pin LQFP Tray 制造商:Analog Devices 功能描述:MULTI-FORMAT VIDEO ENCODER SIX 12-BIT NOISE SHAPED VIDEO DAC - Bulk |
| ADV7341EBZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Video Encoder, Six 12-Bit Noise Shaped Video㈢ DACS |
| ADV7342 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Video Encoder Six, 11-Bit, 297 MHz DACs |
| ADV7342BSTZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Video Encoder Six, 11-Bit, 297 MHz DACs |
| ADV7343 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Video Encoder Six, 11-Bit, 297 MHz DACs |
發(fā)布緊急采購，3分鐘左右您將得到回復。