- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄374047 > ADV7311KST (ANALOG DEVICES INC) Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs PDF資料下載
參數(shù)資料
| 型號(hào)： | ADV7311KST |
| 廠商： | ANALOG DEVICES INC |
| 元件分類(lèi)： | 顏色信號(hào)轉(zhuǎn)換 |
| 英文描述： | Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs |
| 中文描述： | COLOR SIGNAL ENCODER, PQFP64 |
| 封裝： | PLASTIC, MS-026BCD, LQFP-64 |
| 文件頁(yè)數(shù)： | 35/84頁(yè) |
| 文件大?。?/td> | 1099K |
| 代理商： | ADV7311KST |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)當(dāng)前第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)
REV. A
ADV7310/ADV7311
–35–
HD TIMING RESET
A timing reset is achieved by toggling the HD timing reset control
bit [Subaddress 14h, Bit 0] from 0 to 1. In this state the horizontal
and vertical counters will remain reset. When this bit is set back
to 0, the internal counters will commence counting again.
The minimum time the pin has to be held high is one clock
cycle; otherwise, this reset signal might not be recognized. This
timing reset applies to the HD timing counters only.
Table V. Async Timing Mode Truth Table
Reference
in Figure 29
P_HSYNC
P_VSYNC
P_BLANK
*
Reference
1
→
0
0
0
→
1
1
1
0
0
→
1
0 or 1
0 or 1
0 or 1
0 or 1
0 or 1
0
0
→
1
1
→
0
50% point of falling edge of trilevel horizontal sync signal
25% point of rising edge of trilevel horizontal sync signal
50% point of falling edge of trilevel horizontal sync signal
50% start of active video
50% end of active video
a
b
c
d
e
*
When async timing mode is enabled,
P_BLANK
, Pin 25, becomes an active high input.
P_BLANK
is set to active low at Address 10h, Bit 6.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7312 | Multiformat 11-Bit HDTV Video Encoder |
| ADV7312KST | Multiformat 11-Bit HDTV Video Encoder |
| ADV7320KSTZ | Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs |
| ADV7320 | Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs |
| ADV7321 | Multiformat 216 MHz Video Encoder with Six NSV 12-Bit DACs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7311KST | 制造商:Analog Devices 功能描述:Video IC |
| ADV7312 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Multiformat 11-Bit HDTV Video Encoder |
| ADV7312KST | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Multiformat 11-Bit HDTV Video Encoder |
| ADV7314 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Multiformat 216 MHz Video Encoder with Six NSV 14-Bit DACs |
| ADV7314KST | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Multiformat 216 MHz Video Encoder with Six NSV 14-Bit DACs |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。