- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375269 > ADV7304A (Analog Devices, Inc.) Multiformat SD, Progressive Scan/HDTV Video Encoder with Six NSV 14-Bit DACs PDF資料下載
參數(shù)資料
| 型號： | ADV7304A |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Multiformat SD, Progressive Scan/HDTV Video Encoder with Six NSV 14-Bit DACs |
| 中文描述： | 多格式統(tǒng)計，逐行掃描/ HDTV視頻編碼器與六噪聲整形14位DAC |
| 文件頁數(shù)： | 30/68頁 |
| 文件大?。?/td> | 2007K |
| 代理商： | ADV7304A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁當(dāng)前第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
REV. A
ADV7304A/ADV7305A
–30–
PROGRESSIVE SCAN AT 27 MHz OR 54 MHz
YCrCb progressive scan data can be input at 27 MHz or 54 MHz.
The input data is interleaved onto a single 10-bit bus and is input
on Pins Y9–Y0. For PS Input Only Mode, the input clock
must be input on CLKIN_A. In Simultaneous SD/HD Mode,
the input clock is input on CLKIN_B.
MPEG2
DECODER
P_VSYNC
P_HSYNC
P_BLANK
CLKIN_A
Y9–Y0
INTERLACED
TO
PROGRESSIVE
YCrCb
10
3
ADV7304A/
ADV7305A
27MHz OR
54MHz
YCrCb
Figure 25. 1 10-Bit PS @ 27 MHz or 54 MHz
When the input sequence of the PS data, i.e., 10-bit interleaved
at 27 MHz, starts with Y0 data, as shown in Figure 26, PIXEL
ALIGN [Subaddress 01h] must be set to “0.” In this case, the
timing information embedded in the data stream is recognized
and the video data is transferred to the according Y channel
and CrCb channel processing blocks.
PIXEL INPUT
DATA
3FF
00
00
XY
Y0
Cb0
Y1
Cr0
CLKIN_A
Figure 26. Input Sequence in PS 10-Bit
Interleaved Mode, EAV/SAV Followed by Y0 Data
If the input sequence starts with Cb0 data as shown in Figure 27,
initially PIXEL ALIGN [Subaddress 01h] must be set to “0.”
This ensures that the ADV7304A/ADV7305A locks to the
input sequence in decoding the embedded timing information
correctly. For correct color decoding, the Pixel Align Bit
[Subaddress 01h] must then be set to “l(fā)” after a delay of one
field. The ADV7304A/ADV7305A is now in Free Run Mode,
any changes in the timing information are ignored.
PIXEL INPUT
DATA
3FF
00
00
XY
Cb0
Y0
Cr0
Y1
CLKIN_A
Figure 27. Input Sequence in PS 10-Bit
Interleaved Mode, EAV/SAV Followed by Cb0 Data
PS 10-bit interleaved at 54 MHz must be input with separate
timing signals. EAV/SAV codes cannot be used in this mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7304AKST | Multiformat SD, Progressive Scan/HDTV Video Encoder with Six NSV 14-Bit DACs |
| ADV7305A | Multiformat SD, Progressive Scan/HDTV Video Encoder with Six NSV 14-Bit DACs |
| ADV7305AKST | Multiformat SD, Progressive Scan/HDTV Video Encoder with Six NSV 14-Bit DACs |
| ADV7314 | Multiformat 216 MHz Video Encoder with Six NSV 14-Bit DACs |
| ADV7314KST | Multiformat 216 MHz Video Encoder with Six NSV 14-Bit DACs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7304AKST | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SD, Progressive Scan/HDTV Video Encoder with Six NSV 14-Bit DACs |
| ADV7305A | 制造商:Analog Devices 功能描述:VID ENCODER 6DAC 14BIT - Bulk |
| ADV7305AKST | 制造商:Analog Devices 功能描述:Video Encoder 6DAC 14-Bit 64-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:108MHZ 4XPROGSCAN 8XSTDDEF 14BIT ENC I.C - Tape and Reel |
| ADV73066103 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73066106 | 制造商:LG Corporation 功能描述:Frame Assembly |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。