- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1901 > ADV7194KSTZ (Analog Devices Inc)IC ENCODER VIDEO EXT-10 80-LQFP PDF資料下載
參數(shù)資料
| 型號： | ADV7194KSTZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 11/69頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ENCODER VIDEO EXT-10 80-LQFP |
| 標準包裝： | 1 |
| 類型： | 視頻編碼器 |
| 應用： | DVD，視頻，多媒體 |
| 電壓 - 電源，模擬： | 3.3 V ~ 5 V |
| 電壓 - 電源，數(shù)字： | 3.3 V ~ 5 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 80-LQFP |
| 供應商設備封裝： | 80-LQFP（14x14） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 788 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁
ADV7194
–19–
REV. A
27MHz
54MHz
6
D
A
C
O
U
T
P
U
T
S
ADV7194
MPEG2
PLL
ENCODER
CORE
PIXEL BUS
I
N
T
E
R
P
O
L
A
T
I
O
N
2
PROGRESSIVE
SCAN
DECODER
30-BIT INTERFACE
Figure 34. Block Diagram Using the ADV7194 in Progres-
sive Scan Mode
The progressive scan decoder deinterlaces the data from the
MPEG2 decoder. This now means that there are 525 video lines
per eld in NTSC mode and 625 video lines per eld in PAL
mode. The duration of the video line is now 32
s.
It is important to note that the data from the MPEG2 decoder is
in 4:2:2 format. The data output from the progressive scan decoder
is in 4:4:4 format. Thus it is assumed that some form of interpola-
tion on the color component data is performed in the progressive
scan decoder IC. (Mode Register 8.)
REAL-TIME CONTROL, SUBCARRIER RESET AND
TIMING RESET
Together with the SCRESET/RTC /TR pin and of Mode
Register 4 (Genlock Control), the ADV7194 can be used in
(a) Timing Reset Mode, (b) Subcarrier Phase Reset Mode or
(c) RTC Mode.
(a) A TIMING RESET is achieved in holding this pin high. In
this state the horizontal and vertical counters will remain
reset. On releasing this pin (set to low), the internal counters
will commence counting again. The minimum time the pin
has to be held high is 37 ns (1 clock cycle at 27 MHz),
otherwise the reset signal might not be recognized.
(b) The SUBCARRIER PHASE will reset to that of Field 0 at
the start of the following eld when a low to high transition
occurs on this input pin.
(c) In RTC MODE, the ADV7194 can be used to lock to an
external video source.
The real-time control mode allows the ADV7194 to auto-
matically alter the subcarrier frequency to compensate for
line length variations. When the part is connected to a device
that outputs a digital datastream in the RTC format (such
as an ADV7185 video decoder, see Figure 37), the part will
automatically change to the compensated subcarrier fre-
quency on a line-by-line basis. This digital datastream is
67 bits wide and the subcarrier is contained in Bits 0 to 21.
Each bit is two clock cycles long. 00Hex should be written
into all four Subcarrier Frequency registers when using this
mode. It is recommended to use the ADV7185 in this mode
(Mode Register 4.)
SCH PHASE MODE
The SCH phase is congured in default mode to reset every
four (NTSC) or eight (PAL) elds to avoid an accumulation of
SCH phase error over time. In an ideal system, zero SCH phase
error would be maintained forever, but, in reality, this is impossible
to achieve due to clock frequency variations. This effect is reduced
by the use of a 32-bit DDS, which generates this SCH.
Resetting the SCH phase every four or eight elds avoids the
accumulation of SCH phase error, and results in very minor
SCH phase jumps at the start of the four or eight eld sequence.
Resetting the SCH phase should not be done if the video source
does not have stable timing or the ADV7194 is congured in RTC
mode. Under these conditions (unstable video) the Subcarrier
Phase Reset should be enabled but no reset applied. In this
conguration the SCH Phase will never be reset; this means
that the output video will now track the unstable input video. The
Subcarrier Phase Reset when applied will reset the SCH phase
to Field 0 at the start of the next eld (e.g., Subcarrier Phase
Reset applied in Field 5 (PAL) on the start of the next eld SCH
phase will be reset to Field 0). (Mode Register 4.)
SLEEP MODE
If, after
RESET, the SCRESET/RTC/TR and NTSC_PAL pins
are both set high, the ADV7194 will power-up in Sleep Mode to
facilitate low-power consumption before all registers have been
initialized.
If Power-up in Sleep Mode is disabled, Sleep Mode control
passes to the Sleep Mode control in Mode Register 2 (i.e., con-
trol via I
2C). (Mode Register 2 and Mode Register 6.)
SQUARE PIXEL MODE
The ADV7194 can be used to operate in square pixel mode. For
NTSC operation an input clock of 24.5454 MHz is required.
Alternatively, for PAL operation, an input clock of 29.5 MHz
is required. The internal timing logic adjusts accordingly for
square pixel mode operation. Square pixel mode is not available
in 4
× Oversampling mode. (Mode Register 2.)
VERTICAL BLANKING DATA INSERTION AND
BLANK
INPUT
It is possible to allow encoding of incoming YCbCr data on
those lines of VBI that do not have line sync or pre-/post-equal-
ization pulses. This mode of operation is called Partial Blanking. It
allows the insertion of any VBI data (Opened VBI) into the
encoded output waveform, this data is present in digitized
incoming YCbCr data stream (e.g., WSS data, CGMS, VPS
etc.). Alternatively the entire VBI may be blanked (no VBI data
inserted) on these lines. VBI is available in all timing modes.
It is possible to allow control over the
BLANK signal using
Timing Register 0. When the
BLANK input is enabled (TR03 =
0 and input pin tied low), the
BLANK input can be used to
input externally generated blank signals in Slave Mode 1, 2, or
3. When the
BLANK input is disabled (TR03 = 1 and input pin
tied low or tied high) the
BLANK input is not used and the
ADV7194 automatically blanks all normally blank lines as per
CCIR-624. (Timing Register 0.)
相關PDF資料 |
PDF描述 |
|---|---|
| ADV7202KSTZ | IC CODEC VIDEO 10BIT 64LQFP |
| ADV7311KST | IC VID ENC 6-12BIT DAC'S 64LQFP |
| ADV7321KSTZ | IC VID ENC 6-12BIT DAC'S 64LQFP |
| ADV7343BSTZ | IC ENCODER VIDEO W/DAC 64-LQFP |
| ADV7391BCPZ | IC ENCODER VIDEO W/DAC 32LFCSP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7194KSTZ | 制造商:Analog Devices 功能描述:TV / Video IC |
| ADV7195 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Progressive Scan/HDTV Encoder with Three 11-Bit DACs and 10-Bit Data Input |
| ADV7195KS | 制造商:Analog Devices 功能描述:Video Encoder 3DAC 11-Bit 52-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:MULTI-FORMAT VID+PROGSCAN/HDTV ENCODERIC - Bulk |
| ADV7195KST | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Progressive Scan/HDTV Encoder with Three 11-Bit DACs and 10-Bit Data Input |
| ADV7195KSZ | 制造商:Analog Devices 功能描述:Video Encoder 3DAC 11-Bit 52-Pin MQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復。