- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374047 > ADV7194 (Analog Devices, Inc.) Professional Extended-10⑩ Video Encoder with 54 MHz Oversampling PDF資料下載
參數(shù)資料
| 型號： | ADV7194 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Professional Extended-10⑩ Video Encoder with 54 MHz Oversampling |
| 中文描述： | 專業(yè)擴展- 10⑩視頻編碼器，54兆赫采樣 |
| 文件頁數(shù)： | 10/69頁 |
| 文件大小： | 647K |
| 代理商： | ADV7194 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁
ADV7194
–10–
REV. 0
PIN FUNCTION DESCRIPTIONS
Pin
No.
Input/
Output
Mnemonic
Function
1–10
P0–P9
I
10-Bit or 8-Bit 4:2:2 Multiplexed YCrCb Pixel Port. The LSB of the input data is set up
on Pin P0 (Pin Number 1) in 10-bit input mode.
20-Bit or 16-Bit Multiplexed YCrCb Pixel Port or 1
×
10-bit progressive scan input for Y data.
Digital Power Supply (3.3 V to 5 V).
Digital Ground.
11–20
21, 34, 68, 79
22, 33, 43, 69,
80
23
Y0/P10–Y9/P19
V
DD
DGND
I
P
G
HSYNC
I/O
HSYNC
(Modes 1, 2, and 3) Control Signal. This pin may be configured to be an output
(Master Mode) or an input (Slave Mode) and accept Sync Signals.
VSYNC
Control Signal. This pin may be configured as an output (Master Mode) or as an input
(Slave Mode) and accept
VSYNC
as a Control Signal.
Video Blanking Control Signal. This signal is optional. For further information see Verti-
cal Blanking and Data Insertion Blanking Input section.
1
×
10-Bit Progressive Scan Input Port for Cb Data.
Teletext Data Request Output Signal, used to control teletext data transfer.
Analog Ground.
TTL Clock Input. Requires a stable 27 MHz reference clock for standard operation. Alterna-
tively, a 24.5454 MHz (NTSC) or 29.5 MHz (PAL) can be used for square pixel operation.
Clock Output Pin.
Analog Power Supply (3.3 V to 5 V).
MPU Port Serial Interface Clock Input.
MPU Port Serial Data Input/Output.
Multifunctional Input: Real-Time Control (RTC) input, Timing Reset input, Subcarrier
Reset input.
TTL Address Input. This signal sets up the LSB of the MPU address.
A 1200
resistor connected from this pin to GND is used to control full-scale amplitudes of
the Video Signals from the DAC D, E, F.
Compensation Pin for DACs D, E, and F. Connect a 0.1
μ
F Capacitor from COMP 2 to
V
AA
.
S-Video C/Pr/V/RED Analog Output. This DAC is capable of providing 4.33 mA output.
S-Video Y/Pb/U/BLUE Analog Output. This DAC is capable of providing 4.33 mA output.
Composite/Y/Y/GREEN Analog Output. This DAC is capable of providing 4.33 mA output.
S-Video C/Pr/V/RED Analog Output. This DAC is capable of providing 4.33 mA output.
S-Video Y/Pb/U/BLUE Analog Output. This DAC is capable of providing 4.33 mA output.
Composite/Y/Y/GREEN Analog Output. This DAC is capable of providing 4.33 mA output.
Compensation Pin for DACs A, B, and C. Connect a 0.1
μ
F Capacitor from COMP 1 to
V
AA
.
Voltage Reference Input for DACs or Voltage Reference Output (1.235 V). An external
V
REF
can not be used in 4
×
oversampling mode.
A 1200
resistor connected from this pin to GND is used to control full- scale amplitudes of
the Video Signals from the DAC A, B, C.
Input signal to select PAL or NTSC mode of operation, pin set to Logic 1 selects PAL.
The input resets the on-chip timing generator and sets the ADV7194 into default mode
See Appendix 8 for Default Register settings.
Dual function
CSO
or
HSO
output Sync Signal at TTL level.
Multifunctional Pin.
VSO
Output Sync Signal at TTL level. Teletext Data Input pin.
CLAMP TTL Output Signals can be used to drive external circuitry to enable clamping
of all Video Signals.
1
×
10-Bit Progressive Scan Input Port for Cr Data.
24
VSYNC
I/O
25
BLANK
I/O
26–31, 75–78
32
35, 49, 52
36
Cb0–Cb9
TTXREQ
AGND
CLKIN
I
O
G
I
37
38, 48, 53
39
40
41
CLKOUT
V
AA
SCL
SDA
SCRESET/RTC/TR
O
P
I
I/O
I
42
44
ALSB
R
SET2
I
I
45
COMP 2
O
46
47
50
51
54
55
56
DAC F
DAC E
DAC D
DAC C
DAC B
DAC A
COMP 1
O
O
O
O
O
O
O
57
V
REF
I/O
58
R
SET1
I
59
60
PAL_NTSC
RESET
I
I
61
62
CSO_HSO
VSO
/TTX/CLAMP
O
I/O
63–67, 70–74
Cr0–Cr9
I
相關PDF資料 |
PDF描述 |
|---|---|
| ADV7202 | Simultaneous Sampling Video Rate Codec |
| ADV7300A | Multiformat SD, Progressive Scan/HDTV Video Encoder with Six NSV⑩ 12-Bit DACs |
| ADV7300AKST | Multiformat SD, Progressive Scan/HDTV Video Encoder with Six NSV⑩ 12-Bit DACs |
| ADV7301A | Multiformat SD, Progressive Scan/HDTV Video Encoder with Six NSV⑩ 12-Bit DACs |
| ADV7301AKST | Multiformat SD, Progressive Scan/HDTV Video Encoder with Six NSV⑩ 12-Bit DACs |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7194KST | 制造商:Analog Devices 功能描述:Video Encoder 6DAC 10-Bit 80-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:PROFESSIONAL/HDTV NTSC/PAL ENCODER I.C. - Bulk 制造商:Analog Devices 功能描述:IC VIDEO ENCODER |
| ADV7194KSTZ | 功能描述:IC ENCODER VIDEO EXT-10 80-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉換器 系列:- 產品變化通告:Development Systems Discontinuation 26/Apr/2011 標準包裝:1 系列:- 類型:編碼器 應用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應商設備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
| ADV7194KSTZ | 制造商:Analog Devices 功能描述:TV / Video IC |
| ADV7195 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat Progressive Scan/HDTV Encoder with Three 11-Bit DACs and 10-Bit Data Input |
| ADV7195KS | 制造商:Analog Devices 功能描述:Video Encoder 3DAC 11-Bit 52-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:MULTI-FORMAT VID+PROGSCAN/HDTV ENCODERIC - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。