參數(shù)資料
型號(hào): ADV7171KSZ-REEL
廠商: Analog Devices Inc
文件頁數(shù): 35/64頁
文件大?。?/td> 0K
描述: IC DAC VIDEO ENC NTSC 44-MQFP
產(chǎn)品變化通告: Product Discontinuance 27/Oct/2011
標(biāo)準(zhǔn)包裝: 800
類型: 視頻編碼器
應(yīng)用: 機(jī)頂盒,視頻播放器
電壓 - 電源,模擬: 4.75 V ~ 5.25 V
安裝類型: 表面貼裝
封裝/外殼: 44-QFP
供應(yīng)商設(shè)備封裝: 44-MQFP(10x10)
包裝: 帶卷 (TR)
ADV7170/ADV7171
Rev. C | Page 40 of 64
APPENDIX 2—CLOSED CAPTIONING
The ADV7170/ADV7171 support closed captioning, conform-
ing to the standard television synchronizing waveform for color
transmission. Closed captioning is transmitted during the
blanked active line time of the odd fields Line 21 and the even
fields Line 284.
Closed captioning consists of a 7-cycle sinusoidal burst that is
frequency- and phase-locked to the caption data. After the clock
run-in signal, the blanking level is held for two data bits and is
followed by a Logic Level 1 start bit. 16 bits of data follow the
start bit. These consist of two 8-bit bytes, seven data bits and
one odd parity bit. The data for these bytes is stored in Closed
Captioning Data Register 0 and Closed Captioning Data
Register 1.
The ADV7170/ADV7171 also support the extended closed
captioning operation, which is active during even fields and is
encoded on scan Line 284. The data for this operation is stored
in Closed Captioning Extended Data Register 0 and Closed
Captioning Extended Data Register 1.
All clock run-in signals and timing to support closed captioning
on Line 21 and Line 284 are automatically generated by the
ADV7170/ADV7171. All pixel inputs are ignored during
Line 21 and Line 284.
FCC Code of Federal Regulations (CFR) 47 Section 15.119 and
EIA608 describe the closed captioning information for Line 21
and Line 284.
The ADV7170/ADV7171 use a single buffering method. This
means that the closed captioning buffer is only one byte deep;
therefore, there is no frame delay in outputting the closed
captioning data, unlike other 2-byte deep buffering systems.
The data must be loaded at least one line before (Line 20 or
Line 283) it is outputted on Line 21 and Line 284. A typical
implementation of this method is to use VSYNC to interrupt a
microprocessor, which in turn loads the new data (two bytes) in
every field. If no new data is required for transmission, you
must insert zeros in both the data registers; this is called
nulling. It is also important to load control codes, all of which
are double bytes, on Line 21, or a TV does not recognize them.
If you have a message like “Hello World,” which has an odd
number of characters, it is important to pad it out to an even
number to get end-of-caption, 2-byte control code to land in
the same field.
S
T
A
R
T
P
A
R
I
T
Y
P
A
R
I
T
Y
D0–D6
10.003
μs
33.764
μs
50 IRE
40 IRE
REFERENCE COLOR BURST
(9 CYCLES)
FREQUENCY = FSC = 3.579545MHz
AMPLITUDE = 40 IRE
7 CYCLES
OF 0.5035MHz
(CLOCK RUN-IN)
10.5
± 0.25μs
TWO 7-BIT + PARITY
ASCII CHARACTERS
(DATA)
27.382
μs
BYTE 0
BYTE 1
00221-056
12.91
μs
Figure 56. Closed Captioning Waveform (NTSC)
相關(guān)PDF資料
PDF描述
ADV7172KSTZ-REEL IC DAC VIDEO NTSC 6-CH 48-LQFP
ADV7177KSZ-REEL IC DAC VIDEO NTSC 3-CH 44MQFP
ADV7179KCPZ-REEL IC ENCODER VID NTSC/PAL 40LFCSP
ADV7181CBSTZ IC VIDEO DECODER SDTV RGB 64LQFP
ADV7181DWBCPZ-RL IC VIDEO DECODER SD/HD 64LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADV7171SU 制造商:AD 制造商全稱:Analog Devices 功能描述:Digital PAL/NTSC Video Encoder with 10-Bit SSAF⑩ and Advanced Power Management
ADV7171WBSZ-REEL 制造商:AD 制造商全稱:Analog Devices 功能描述:Digital PAL/NTSC Video Encoder
ADV7172 制造商:AD 制造商全稱:Analog Devices 功能描述:Digital PAL/NTSC Video Encoder with Six DACs 10 Bits, Color Control and Enhanced Power Management
ADV7172KST 制造商:AD 制造商全稱:Analog Devices 功能描述:Digital PAL/NTSC Video Encoder with Six DACs 10 Bits, Color Control and Enhanced Power Management
ADV7172KST-REEL 制造商:Analog Devices 功能描述: