- 您現在的位置：買賣IC網 > PDF目錄19463 > ADSP-TS101SAB2Z100 (Analog Devices Inc)IC DSP CTRLR 6MBIT 300MHZ 484BGA PDF資料下載
參數資料
| 型號： | ADSP-TS101SAB2Z100 |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 9/48頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP CTRLR 6MBIT 300MHZ 484BGA |
| 標準包裝： | 1 |
| 系列： | TigerSHARC® |
| 類型： | 定點/浮點 |
| 接口： | 主機接口，連接端口，多處理器 |
| 時鐘速率： | 300MHz |
| 非易失內存： | 外部 |
| 芯片上RAM： | 768kB |
| 電壓 - 輸入/輸出： | 3.30V |
| 電壓 - 核心： | 1.20V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 484-BFBGA |
| 供應商設備封裝： | 484-PBGA（19x19） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
ADSP-TS101S
Rev. C
|
Page 17 of 48
|
May 2009
TDO
O/T
nc
Test Data Output (JTAG). A serial data output of the scan path.
TMS
I (pu
Test Mode Select (JTAG). Used to control the test state machine.
I/A (pu3)
au
Test Reset (JTAG). Resets the test state machine. TRST must be asserted or pulsed low after
power-up for proper device operation.
1 See the reference Page 11 to the JTAG emulation technical reference EE-68.
2 The internal pull-up may not be sufficient. A stronger pull-up may be necessary.
3 See Electrical Characteristics on Page 20 for maximum and minimum current consumption for pull-up and pull-down resistances.
Table 10. Pin Definitions—Flags, Interrupts, and Timer
Signal
Type
Term
Description
FLAG3–01
I/O/A (pd2)
nc
FLAG pins. Bidirectional input/output pins can be used as program conditions. Each pin can be
configured individually for input or for output. FLAG3–0 are inputs after power-up and reset.
IRQ3–03
I/A (pu2)
nc
Interrupt Request. When asserted, the DSP generates an interrupt. Each of the IRQ3–0 pins can
be independently set for edge triggered or level sensitive operation. After reset, these pins are
disabled unless the IRQ3–0 strap option is initialized for booting.
TMR0E
O (pd
au
Timer 0 expires. This output pulses for four SCLK cycles whenever timer 0 expires. At reset this
is a strap pin. For additional information, see Table 16 on Page 19.
Type column symbols: A = asynchronous; G = ground; I = input; O = output; o/d = open drain output; P = power supply;
pd = internal pull-down approximately 100 k; pu = internal pull-up approximately 100 k; T = three-state
Term (for termination) column symbols: epd = external pull-down approximately 10 k to VSS; epu = external pull-up approximately 10 k
to VDD-IO, nc = not connected; au = always used.
1 The internal pull-down may not be sufficient. A stronger pull-down may be necessary.
2 See Electrical Characteristics on Page 20 for maximum and minimum current consumption for pull-up and pull-down resistances.
3 The internal pull-up may not be sufficient. A stronger pull-up may be necessary.
Table 11. Pin Definitions—Link Ports
Signal
Type
Term
Description
L0DAT7–0
1
I/O
nc
Link0 Data 7–0
L1DAT7–0
I/O
nc
Link1 Data 7–0
L2DAT7–01
I/O
nc
Link2 Data 7–0
L3DAT7–01
I/O
nc
Link3 Data 7–0
L0CLKOUT
O
nc
Link0 Clock/Acknowledge Output
L1CLKOUT
O
nc
Link1 Clock/Acknowledge Output
L2CLKOUT
O
nc
Link2 Clock/Acknowledge Output
L3CLKOUT
O
nc
Link3 Clock/Acknowledge Output
L0CLKIN
I/A
epu
Link0 Clock/Acknowledge Input
L1CLKIN
I/A
epu
Link1 Clock/Acknowledge Input
L2CLKIN
I/A
epu
Link2 Clock/Acknowledge Input
L3CLKIN
I/A
epu
Link3 Clock/Acknowledge Input
L0DIR
O
nc
Link0 Direction. (0 = input, 1 = output)
Type column symbols: A = asynchronous; G = ground; I = input; O = output; o/d = open drain output; P = power supply;
pd = internal pull-down approximately 100 k; pu = internal pull-up approximately 100 k; T = three-state
Term (for termination) column symbols: epd = external pull-down approximately 10 k to VSS; epu = external pull-up approximately 10 k
to VDD-IO, nc = not connected; au = always used.
Table 9. Pin Definitions—JTAG Port (Continued)
Signal
Type
Term
Description
Type column symbols: A = asynchronous; G = ground; I = input; O = output; o/d = open drain output; P = power supply;
pd = internal pull-down approximately 100 k; pu = internal pull-up approximately 100 k; T = three-state
Term (for termination) column symbols: epd = external pull-down approximately 10 k to VSS; epu = external pull-up approximately 10 k
to VDD-IO, nc = not connected; au = always used.
相關PDF資料 |
PDF描述 |
|---|---|
| TPSC156K020H0400 | CAP TANT 15UF 20V 10% 2312 |
| 172-E09-202R001 | CONN DB9 FEMALE SOLDER CUP TIN |
| VE-2WT-CY-F3 | CONVERTER MOD DC/DC 6.5V 50W |
| 172-E15-103R911 | CONN DB15 MALE SOLDER CUP NICKEL |
| AD7818ARM-REEL | IC ADC 10BIT W/TEMP SNSR 8-MSOP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADSP-TS201SABP-050 | 功能描述:IC PROCESSOR 500MHZ 576BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數字式信號處理器） 系列:TigerSHARC® 標準包裝:2 系列:StarCore 類型:SC140 內核 接口:DSI，以太網，RS-232 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，FCBGA 供應商設備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-TS201SABP-060 | 功能描述:IC PROCESSOR 600MHZ 576BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數字式信號處理器） 系列:TigerSHARC® 標準包裝:2 系列:StarCore 類型:SC140 內核 接口:DSI，以太網，RS-232 時鐘速率:400MHz 非易失內存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，FCBGA 供應商設備封裝:431-FCPBGA（20x20） 包裝:托盤 |
| ADSP-TS201SABP-10X | 制造商:Analog Devices 功能描述: |
| ADSP-TS201SABP-15X | 制造商:Analog Devices 功能描述: |
| ADSP-TS201SABP-ENG | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。