參數(shù)資料
型號(hào): ADSP-BF537BBC-5A
廠商: Analog Devices Inc
文件頁(yè)數(shù): 49/68頁(yè)
文件大?。?/td> 0K
描述: IC DSP CTLR 16BIT 182CSPBGA
產(chǎn)品培訓(xùn)模塊: Blackfin® Processor Core Architecture Overview
Blackfin® Device Drivers
Blackfin® Optimizations for Performance and Power Consumption
Blackfin® System Services
標(biāo)準(zhǔn)包裝: 1
系列: Blackfin®
類型: 定點(diǎn)
接口: CAN,SPI,SSP,TWI,UART
時(shí)鐘速率: 500MHz
非易失內(nèi)存: 外部
芯片上RAM: 132kB
電壓 - 輸入/輸出: 2.50V,3.30V
電壓 - 核心: 1.26V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 182-LFBGA,CSPBGA
供應(yīng)商設(shè)備封裝: 182-CSPBGA(12x12)
包裝: 托盤
配用: ADZS-BF537-ASKIT-ND - BOARD EVAL SKIT ADSP-BF537
ADZS-BFAUDIO-EZEXT-ND - BOARD EVAL AUDIO BLACKFIN
ADZS-BF537-EZLITE-ND - BOARD EVAL ADSP-BF537
ADZS-BFAV-EZEXT-ND - BOARD DAUGHT ADSP-BF533,37,61KIT
ADZS-BF537-STAMP-ND - SYSTEM DEV FOR ADSP-BF537
Rev. J
|
Page 53 of 68
|
February 2014
Capacitive Loading
Output delays and holds are based on standard capacitive loads:
30 pF on all pins (see Figure 50). Figure 51 through Figure 60 on
Page 55 show how output rise time varies with capacitance. The
delay and hold specifications given should be derated by a factor
derived from these figures. The graphs in these figures may not
be linear outside the ranges shown.
Figure 50. Equivalent Device Loading for AC Measurements
(Includes All Fixtures)
T1
ZO = 50
Ω (impedance)
TD = 4.04
± 1.18 ns
2pF
TESTER PIN ELECTRONICS
50
Ω
0.5pF
70
Ω
400
Ω
45
Ω
4pF
NOTES:
THE WORST CASE TRANSMISSION LINE DELAY IS SHOWN AND CAN BE USED
FOR THE OUTPUT TIMING ANALYSIS TO REFELECT THE TRANSMISSION LINE
EFFECT AND MUST BE CONSIDERED. THE TRANSMISSION LINE (TD) IS FOR
LOAD ONLY AND DOES NOT AFFECT THE DATA SHEET TIMING SPECIFICATIONS.
ANALOG DEVICES RECOMMENDS USING THE IBIS MODEL TIMING FOR A GIVEN
SYSTEM REQUIREMENT. IF NECESSARY, A SYSTEM MAY INCORPORATE
EXTERNAL DRIVERS TO COMPENSATE FOR ANY TIMING DIFFERENCES.
VLOAD
DUT
OUTPUT
50
Ω
Figure 51. Typical Output Delay or Hold for Driver A at VDDEXT Min
Figure 52. Typical Output Delay or Hold for Driver A at VDDEXT Max
LOAD CAPACITANCE (pF)
RISE TIME
RISE
AND
F
ALL
TIME
ns
(10
%t
o
90%)
14
12
10
8
6
4
2
0
50
100
150
200
250
FALL TIME
LOAD CAPACITANCE (pF)
RISE TIME
RIS
E
AND
F
ALL
TIME
ns
(10
%
to
90%)
12
10
8
6
4
2
0
50
100
150
200
250
FALL TIME
相關(guān)PDF資料
PDF描述
MC78L18ACP IC REG LDO 18V .1A TO92
TPSC107M010R0150 CAP TANT 100UF 10V 20% 2312
MC78L15ACP IC REG LDO 15V .1A TO92
MC78L12ACP IC REG LDO 12V .1A TO92
MC78L12ABP IC REG LDO 12V .1A TO92
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-BF537BBC-5AV 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
ADSP-BF537BBCZ-5A 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC Blackfin processor 500MHz 132KB SRAM RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
ADSP-BF537BBCZ-5A 制造商:Analog Devices 功能描述:Digital Signal Processor IC
ADSP-BF537BBCZ-5AV 功能描述:IC DSP CTLR 16BIT 182CSPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:Blackfin® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-BF537BBCZ-5AV 制造商:Analog Devices 功能描述:Digital Signal Processor IC