參數(shù)資料
型號: ADSP-BF537BBC-5A
廠商: Analog Devices Inc
文件頁數(shù): 17/68頁
文件大?。?/td> 0K
描述: IC DSP CTLR 16BIT 182CSPBGA
產(chǎn)品培訓(xùn)模塊: Blackfin® Processor Core Architecture Overview
Blackfin® Device Drivers
Blackfin® Optimizations for Performance and Power Consumption
Blackfin® System Services
標(biāo)準(zhǔn)包裝: 1
系列: Blackfin®
類型: 定點(diǎn)
接口: CAN,SPI,SSP,TWI,UART
時(shí)鐘速率: 500MHz
非易失內(nèi)存: 外部
芯片上RAM: 132kB
電壓 - 輸入/輸出: 2.50V,3.30V
電壓 - 核心: 1.26V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 182-LFBGA,CSPBGA
供應(yīng)商設(shè)備封裝: 182-CSPBGA(12x12)
包裝: 托盤
配用: ADZS-BF537-ASKIT-ND - BOARD EVAL SKIT ADSP-BF537
ADZS-BFAUDIO-EZEXT-ND - BOARD EVAL AUDIO BLACKFIN
ADZS-BF537-EZLITE-ND - BOARD EVAL ADSP-BF537
ADZS-BFAV-EZEXT-ND - BOARD DAUGHT ADSP-BF533,37,61KIT
ADZS-BF537-STAMP-ND - SYSTEM DEV FOR ADSP-BF537
Rev. J
|
Page 24 of 68
|
February 2014
Table 10 through Table 12 describe the voltage/frequency
requirements for the ADSP-BF534/ADSP-BF536/ADSP-BF537
processor clocks. Take care in selecting MSEL, SSEL, and CSEL
ratios so as not to exceed the maximum core clock and system
clock. Table 13 describes phase-locked loop operating
conditions.
Table 10. Core Clock Requirements—500 MHz, 533 MHz, and 600 MHz Speed Grades1
Parameter
Internal Regulator Setting
Max
Unit
fCCLK
Core Clock Frequency (VDDINT =1.30 V Minimum)
2
1.30 V
600
MHz
fCCLK
Core Clock Frequency (VDDINT = 1.20 V Minimum)
3
1.25 V
533
MHz
fCCLK
Core Clock Frequency (VDDINT =1.14 V Minimum)
1.20 V
500
MHz
fCCLK
Core Clock Frequency (VDDINT =1.045 V Minimum)
1.10 V
444
MHz
fCCLK
Core Clock Frequency (VDDINT = 0.95 V Minimum)
1.00 V
400
MHz
fCCLK
Core Clock Frequency (VDDINT = 0.85 V Minimum)
0.90 V
333
MHz
fCCLK
Core Clock Frequency (VDDINT = 0.8 V Minimum)
0.85 V
250
MHz
2 Applies to 600 MHz models only. See Ordering Guide on Page 67.
3 Applies to 533 MHz and 600 MHz models only. See Ordering Guide on Page 67.
Table 11. Core Clock Requirements—400 MHz Speed Grade1
120°C
T
J 105°C
All2 Other TJ
Unit
Parameter
Internal Regulator Setting
Max
fCCLK
Core Clock Frequency (VDDINT =1.14 V Minimum) 1.20 V
400
MHz
fCCLK
Core Clock Frequency (VDDINT =1.045 V Minimum) 1.10 V
333
363
MHz
fCCLK
Core Clock Frequency (VDDINT = 0.95 V Minimum) 1.00 V
295
333
MHz
fCCLK
Core Clock Frequency (VDDINT = 0.85 V Minimum) 0.90 V
280
MHz
fCCLK
Core Clock Frequency (VDDINT = 0.8 V Minimum) 0.85 V
250
MHz
Table 12. Core Clock Requirements—300 MHz Speed Grade1
Parameter
Internal Regulator Setting
Max
Unit
fCCLK
Core Clock Frequency (VDDINT =1.14 V Minimum)
1.20 V
300
MHz
fCCLK
Core Clock Frequency (VDDINT =1.045 V Minimum)
1.10 V
255
MHz
fCCLK
Core Clock Frequency (VDDINT = 0.95 V Minimum)
210
MHz
fCCLK
Core Clock Frequency (VDDINT = 0.85 V Minimum)
0.90 V
180
MHz
fCCLK
Core Clock Frequency (VDDINT = 0.8 V Minimum)
0.85 V
160
MHz
Table 13. Phase-Locked Loop Operating Conditions
Parameter
Min
Max
Unit
fVCO
Voltage Controlled Oscillator (VCO) Frequency
50
Max fCCLK
MHz
Table 14. System Clock Requirements
Parameter
Condition
Max
Unit
fSCLK
1
VDDEXT 3.3 V or 2.5 V, VDDINT 1.14 V
133
2
MHz
fSCLK
VDDEXT 3.3 V or 2.5 V, VDDINT 1.14 V
100
MHz
1 fSCLK must be less than or equal to fCCLK and is subject to additional restrictions for SDRAM interface operation. See Table 27 on Page 34.
2 Rounded number. Actual test specification is SCLK period of 7.5 ns. See Table 27 on Page 34.
相關(guān)PDF資料
PDF描述
MC78L18ACP IC REG LDO 18V .1A TO92
TPSC107M010R0150 CAP TANT 100UF 10V 20% 2312
MC78L15ACP IC REG LDO 15V .1A TO92
MC78L12ACP IC REG LDO 12V .1A TO92
MC78L12ABP IC REG LDO 12V .1A TO92
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-BF537BBC-5AV 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
ADSP-BF537BBCZ-5A 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Blackfin processor 500MHz 132KB SRAM RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
ADSP-BF537BBCZ-5A 制造商:Analog Devices 功能描述:Digital Signal Processor IC
ADSP-BF537BBCZ-5AV 功能描述:IC DSP CTLR 16BIT 182CSPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:Blackfin® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-BF537BBCZ-5AV 制造商:Analog Devices 功能描述:Digital Signal Processor IC