參數(shù)資料
型號： ADSP-BF536BBCZ-4B
廠商： Analog Devices Inc
文件頁數(shù)： 11/68頁
文件大?。?/td> 0K
描述： IC DSP CTLR 16BIT 208CSPBGA
產(chǎn)品培訓(xùn)模塊： Blackfin® Processor Core Architecture Overview
Blackfin® Device Drivers
Blackfin® Optimizations for Performance and Power Consumption
Blackfin® System Services
標準包裝： 1
系列： Blackfin®
類型： 定點
接口： CAN，SPI，SSP，TWI，UART
時鐘速率： 400MHz
非易失內(nèi)存： 外部
芯片上RAM： 100kB
電壓 - 輸入/輸出： 2.50V，3.30V
電壓 - 核心： 1.20V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 208-LFBGA，CSPBGA
供應(yīng)商設(shè)備封裝： 208-CSPBGA
包裝： 托盤
Rev. J
|
Page 19 of 68
|
February 2014
PIN DESCRIPTIONS
The ADSP-BF534/ADSP-BF536/ADSP-BF537 processors pin
definitions are listed in Table 9. In order to maintain maximum
functionality and reduce package size and pin count, some pins
have dual, multiplexed functions. In cases where pin function is
reconfigurable, the default state is shown in plain text, while the
alternate function is shown in italics. Pins shown with an aster-
isk after their name (*) offer high source/high sink current
capabilities.
All pins are three-stated during and immediately after reset,
with the exception of the external memory interface, asynchro-
nous and synchronous memory control, and the buffered XTAL
output pin (CLKBUF). On the external memory interface, the
control and address lines are driven high, with the exception of
CLKOUT, which toggles at the system clock rate. If BR is active
(whether or not RESET is asserted), the memory pins are also
three-stated. During hibernate, all outputs are three-stated
unless otherwise noted in Table 9.
All I/O pins have their input buffers disabled with the exception
of the pins noted in the data sheet that need pull-ups or pull-
downs if unused.
The SDA (serial data) and SCL (serial clock) pins are open drain
and therefore require a pull-up resistor. Consult version 2.1 of
the I2C specification for the proper resistor value.
Table 9. Pin Descriptions
Pin Name
Type Function
Driver
Type1
Memory Interface
ADDR19–1
O
Address Bus for Async Access
A
DATA15–0
I/O
Data Bus for Async/Sync Access
A
ABE1–0/SDQM1–0
O
Byte Enables/Data Masks for Async/Sync Access
A
BR
I
Bus Request (This pin should be pulled high when not used.)
BG
OBus Grant
A
BGH
O
Bus Grant Hang
A
Asynchronous Memory Control
AMS3–0
O
Bank Select (Require pull-ups if hibernate is used.)
A
ARDY
I
Hardware Ready Control
AOE
O
Output Enable
A
ARE
ORead Enable
A
AWE
OWrite Enable
A
Synchronous Memory Control
SRAS
O
Row Address Strobe
A
SCAS
O
Column Address Strobe
A
SWE
OWrite Enable
A
SCKE
O
Clock Enable(Requires a pull-down if hibernate with SDRAM self-refresh is
used.)
A
CLKOUT
O
Clock Output
B
SA10
O
A10 Pin
A
SMS
OBank Select
A
相關(guān)PDF資料
PDF描述
TAP476M006BRW CAP TANT 47UF 6.3V 20% RADIAL
FSFR1600 IC FPS POWER SWITCH 9-SIP
VI-BTH-CY-F4 CONVERTER MOD DC/DC 52V 50W
VE-20J-CY-F2 CONVERTER MOD DC/DC 36V 50W
TPSE336K025R0300 CAP TANT 33UF 25V 10% 2917
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-BF536BBCZ4BRL 功能描述:IC DSP CTLR 16BIT 208CSBGA 制造商:analog devices inc. 系列:Blackfin? 包裝:帶卷（TR） 零件狀態(tài):有效 類型:定點 接口:CAN，SPI，SSP，TWI，UART 時鐘速率:400MHz 非易失性存儲器:外部 片載 RAM:100kB 電壓 - I/O:2.50V，3.30V 電壓 - 內(nèi)核:1.20V 工作溫度:-40°C ~ 85°C（TA） 安裝類型:表面貼裝 封裝/外殼:208-FBGA，CSPBGA 供應(yīng)商器件封裝:208-CSPBGA（17x17） 標準包裝:1,000
ADSP-BF536SBBC2Z300 制造商:Analog Devices 功能描述:
ADSP-BF536SBBC2Z400 制造商:Analog Devices 功能描述:
ADSP-BF537BBC-5A 功能描述:IC DSP CTLR 16BIT 182CSPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:Blackfin® 標準包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA（20x20） 包裝:托盤
ADSP-BF537BBC-5AV 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*