參數(shù)資料
型號: ADSP-BF518BSWZ-4
廠商: Analog Devices Inc
文件頁數(shù): 14/68頁
文件大小: 0K
描述: IC DSP 16/32B 400MHZ LP 176LQFP
標(biāo)準(zhǔn)包裝: 1
系列: Blackfin®
類型: 定點
接口: 以太網(wǎng),I²C,PPI,RSI,SPI,SPORT,UART/USART
時鐘速率: 400MHz
非易失內(nèi)存: 外部
芯片上RAM: 116kB
電壓 - 輸入/輸出: 1.8V,2.5V,3.3V
電壓 - 核心: 1.30V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 176-LQFP 裸露焊盤
供應(yīng)商設(shè)備封裝: 176-LQFP-EP(24x24)
包裝: 托盤
ADSP-BF512/BF512F, BF514/BF514F, BF516/BF516F, BF518/BF518F
Rev. B
|
Page 21 of 68
|
January 2011
Table 8 shows settings for TWI_DT in the NONGPIO_DRIVE
register. Set this register prior to using the TWI port.
Clock Related Operating Conditions
Table 9 describes the timing requirements for the processor
clocks. Take care in selecting MSEL, SSEL, and CSEL ratios so as
not to exceed the maximum core clock and system clock.
Table 10 describes phase-locked loop operating conditions.
Table 8. TWI_DT Field Selections and VDDEXT/VBUSTWI
TWI_DT
VDDEXT Nominal
VBUSTWI Minimum
VBUSTWI Nominal
VBUSTWI Maximum
Unit
000 (default)
3.3
2.97
3.3
3.63
V
001
1.8
1.7
1.8
1.98
V
010
2.5
2.97
3.3
3.63
V
011
1.8
2.97
3.3
3.63
V
100
3.3
4.5
5
5.5
V
101
1.8
2.25
2.5
2.75
V
110
2.5
2.25
2.5
2.75
V
111 (reserved)
——
———
Table 9. Core Clock (CCLK) Requirements
Parameter
Nominal
Voltage Setting
Maximum
Unit
fCCLK
Core Clock Frequency (VDDINT =1.33 V Minimum, All Models)
1.400 V
400
MHz
Core Clock Frequency (VDDINT =1.23 V Minimum, Industrial/Commercial Models)
1.300 V
300
MHz
Core Clock Frequency (VDDINT = 1.14 V Minimum, Industrial Models Only)
1.200 V
200
MHz
Core Clock Frequency (VDDINT = 1.10 V Minimum, Commercial Models Only)
1.150 V
200
MHz
Table 10. Phase-Locked Loop Operating Conditions
Parameter
Min
Max
Unit
fVCO
Voltage Controlled Oscillator (VCO) Frequency
(Commercial/Industrial Models)
72
Instruction Rate
1
MHz
Voltage Controlled Oscillator (VCO) Frequency
(Automotive Models)
84
Instruction Rate1
MHz
Table 11. SCLK Conditions
V
DDEXT/VDDMEM
1.8 V Nominal
V
DDEXT/VDDMEM
2.5 V or 3.3 V Nominal
Parameter1
Max
Unit
f
SCLK
CLKOUT/SCLK Frequency (V
DDINT ≥ 1.230 V
Minimum)
80
100
MHz
f
SCLK
CLKOUT/SCLK Frequency (V
DDINT < 1.230 V )
80
MHz
1 f
SCLK must be less than or equal to fCCLK and is subject to additional restrictions for SDRAM interface operation. See Table 28 on Page 31.
相關(guān)PDF資料
PDF描述
GBC20DRYS CONN EDGECARD 40POS DIP .100 SLD
EMM43DSXN CONN EDGECARD 86POS DIP .156 SLD
GMC49DRYI-S13 CONN EDGECARD 98POS .100 EXTEND
V48A8E400B3 CONVERTER MOD DC/DC 8V 400W
GEC28DRES-S13 CONN EDGECARD 56POS .100 EXTEND
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-BF518BSWZ4F16 功能描述:IC DSP 16/32B 400MHZ LP 176LQFP 制造商:analog devices inc. 系列:Blackfin? 包裝:托盤 零件狀態(tài):有效 類型:定點 接口:以太網(wǎng),I2C,PPI,RSI,SPI,SPORT,UART/USART 時鐘速率:400MHz 非易失性存儲器:FLASH(16Mb) 片載 RAM:116kB 電壓 - I/O:1.8V,2.5V,3.3V 電壓 - 內(nèi)核:1.30V 工作溫度:-40°C ~ 85°C(TA) 安裝類型:表面貼裝 封裝/外殼:176-LQFP 裸露焊盤 供應(yīng)商器件封裝:176-LQFP-EP(24x24) 標(biāo)準(zhǔn)包裝:1
ADSP-BF518BSWZ-4F4 功能描述:IC DSP 16/32B 400MHZ LP 176LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:Blackfin® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-BF518BSWZ-4FX 制造商:Analog Devices 功能描述:BLACKFIN EMBEDDED PROCESSOR - Trays
ADSP-BF518BSWZ-4X 制造商:Analog Devices 功能描述:
ADSP-BF518FKBCZENG 制造商:Analog Devices 功能描述:LOW POWER BLACKFIN WITH ADVANCED EMBEDDED CONNECTIVITY - Trays