參數(shù)資料
型號： ADSP-2189NKST-320
廠商： ANALOG DEVICES INC
元件分類： 數(shù)字信號處理
英文描述： DSP Microcomputer
中文描述： 24-BIT, 40 MHz, OTHER DSP, PQFP100
封裝： MS-026BED, LQFP-100
文件頁數(shù)： 9/32頁
文件大小： 244K
代理商： ADSP-2189NKST-320
REV. A
ADSP-2189M
–
9
–
Data Memory,
Host Mode
allows access to all internal
memory. External overlay access is limited by a single external
address line (A0).
Table IV. DMOVLAY Bits
PMOVLAY
Memory
A13
A12:0
0, 4, 5, 6, 7
1
Internal
External
Overlay 1
Not Applicable Not Applicable
0
13 LSBs of Address
Between 0x2000
and 0x3FFF
13 LSBs of Address
Between 0x2000
and 0x3FFF
2
External
Overlay 2
1
Memory Mapped Registers (New to the ADSP-2189M)
The ADSP-2189M has three memory mapped registers that
differ from other ADSP-21xx Family DSPs. The slight modifi-
cations to these registers (Wait-State Control, Programmable
Flag and Composite Select Control and System Control) pro-
vide the ADSP-2189M’s wait-state and
BMS
control features.
DWAIT
IOWAIT3
IOWAIT2
IOWAIT1
IOWAIT0
DM(0x3FFE)
WAIT STATE MODE SELECT (ADSP-2189M)
0 = NORMAL MODE (DWAIT, IOWAIT0-3 = N WAIT STATES, RANGING FROM 0 TO 7)
1 = 2N+1 MODE (DWAIT, IOWAIT0-3 = N WAIT STATES, RANGING FROM 0 TO 15)
WAIT-STATE CONTROL
9
8
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
15 14 13 12 11 10
7
6
5
4
3
2
1
0
Figure 6. Wait-State Control Register (ADSP-2189M
)
BMWAIT
(BIT-15, ADSP-2189M)
CMSSEL
0 = DISABLE CMS
1 = ENABLE CMS
(WHERE BIT: 11-IOM, 10BM, 9-DM, 8-PM)
DM(0x3FE6)
PROGRAMMABLE FLAG & COMPOSITE SELECT CONTROL
15 14 13 12 11 10
9
8
PFTYPE
0 = INPUT
1 = OUTPUT
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
7
6
5
4
3
2
1
0
Figure 7. Programmable Flag and Composite Select Con-
trol Register
RESERVED, ALWAYS = 0
(ADSP-2189M)
SPORT0 ENABLE
0 = DISABLE
1 = ENABLE
DM(0x3FFF)
SYSTEM CONTROL
9
8
SPORT1 ENABLE
0 = DISABLE
1 = ENABLE
SPORT1 CONFIGURE
0 = FI, FO,
IRQ0
,
IRQ1
, SCLK
1 = SPORT1
DISABLE
BMS
(ADSP-2189M)
0 = ENABLE
BMS
1 = DISABLE
BMS
, EXCEPT WHEN MEMORY
STROBES ARE THREE-STATED
PWAIT
PROGRAM MEMORY
WAIT STATES
0
0
0
0
0
1
0
0
0
0
0
0
0
1
1
1
15 14 13 12 11 10
7
6
5
4
3
2
1
0
Figure 8. System Control Register
I/O Space (Full Memory Mode)
The ADSP-2189M supports an additional external memory
space called I/O space. This space is designed to support simple
connections to peripherals (such as data converters and external
registers) or to bus interface ASIC data registers. I/O space
supports 2048 locations of 16-bit-wide data. The lower eleven
bits of the external address bus are used; the upper three bits are
undefined. Two instructions were added to the core ADSP-2100
Family instruction set to read from and write to I/O memory
space. The I/O space also has four dedicated three-bit wait-state
registers, IOWAIT0–3, which, in combination with the wait-
state mode bit, specify up to 15 wait-states to be automatically
generated for each of four regions. The wait-states act on ad-
dress ranges as shown in Table V.
Table V. Wait-States
Address Range
Wait-State Register
0x000–0x1FF
0x200–0x3FF
0x400–0x5FF
0x600–0x7FF
IOWAIT0 and Wait-State Mode Select Bit
IOWAIT1 and Wait-State Mode Select Bit
IOWAIT2 and Wait-State Mode Select Bit
IOWAIT3 and Wait-State Mode Select Bit
Composite Memory Select (
CMS
)
The ADSP-2189M has a programmable memory select signal
that is useful for generating memory select signals for memories
mapped to more than one space. The
CMS
signal is generated
to have the same timing as each of the individual memory
select signals (
PMS
,
DMS
,
BMS
,
IOMS
) but can combine
their functionality.
When set, each bit in the CMSSEL register causes the
CMS
signal to be asserted when the selected memory select is as-
serted. For example, to use a 32K word memory to act as both
program and data memory, set the
PMS
and
DMS
bits in the
CMSSEL register and use the
CMS
pin to drive the chip select
of the memory, and use either
DMS
or
PMS
as the additional
address bit.
The
CMS
pin functions like the other memory select signals,
with the same timing and bus request logic. A 1 in the enable bit
causes the assertion of the
CMS
signal at the same time as the
selected memory select signal. All enable bits default to 1 at
reset, except the
BMS
bit.
Byte Memory Select (
BMS
)
The ADSP-2189M’s
BMS
disable feature combined with the
CMS
pin lets you use multiple memories in the byte memory
space. For example, an EPROM could be attached to the
BMS
select, and an SRAM could be connected to
CMS
. Because
BMS
is enabled at reset, the EPROM would be used for boot-
ing. After booting, software could disable
BMS
and set the
CMS
signal to respond to
BMS
, enabling the SRAM.
相關PDF資料
PDF描述
ADSP-2189MKST-300 DSP Microcomputer
ADSP-2189 Cap-Free, NMOS, 150mA Low Dropout Regulator with Reverse Current Protection
ADSP-2195MKCA-160X DSP Microcomputer
ADSP-2195MBST-140X DSP Microcomputer
ADSP-2195 LM2991 Negative Low Dropout Adjustable Regulator; Package: CERDIP; No of Pins: 16; Qty per Container: 25; Container: Rail
相關代理商/技術參數(shù)
參數(shù)描述
ADSP-2189NKST-320V 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
ADSP-2189NKSTZ-320 功能描述:IC DSP CONTROLLER 16BIT 100LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP（數(shù)字式信號處理器） 系列:ADSP-21xx 標準包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI，以太網(wǎng)，RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA，F(xiàn)CBGA 供應商設備封裝:431-FCPBGA（20x20） 包裝:托盤
ADSP-2189NKSTZ-3202 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer
ADSP-218XN 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer
ADSP-218XNSERIES 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP Microcomputer
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*