參數(shù)資料
型號(hào): ADSP-21363SBBCZENG
廠商: ANALOG DEVICES INC
元件分類: 數(shù)字信號(hào)處理
英文描述: SHARC Processor
中文描述: 16-BIT, 55.55 MHz, OTHER DSP, PBGA136
封裝: LEAD FREE, MO-205AE, MBGA-136
文件頁(yè)數(shù): 30/44頁(yè)
文件大?。?/td> 396K
代理商: ADSP-21363SBBCZENG
Rev. PrA
|
Page 30 of 44
|
September 2004
ADSP-21363
Preliminary Technical Data
Figure 22. Serial Ports
DRIVE EDGE
DAI_P20-1
SCLK (INT)
DRIVE EDGE
DRIVE EDGE
SCLK
DAI_P20-1
SCLK (EXT)
t
DDTTE
t
DDTEN
t
DDTIN
DAI_P20-1
(DATA CHANNEL A/B)
DAI_P20-1
(DATA CHANNEL A/B)
DAI_P20-1
(SCLK)
DAI_P20-1
(FS)
DRIVE EDGE
SAMPLE EDGE
DATA RECEIVE— INTERNAL CLOCK
DATA RECEIVE— EXTERNAL CLOCK
DRIVE EDGE
SAMPLE EDGE
NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF SCLK (EXTERNAL), SCLK (INTERNAL) CAN BE USED AS THE ACTIVE SAMPLING EDGE.
t
SDRI
t
HDRI
t
SFSI
t
HFSI
t
DFSI
t
HOFSI
t
SCLKIW
t
SDRE
t
HDRE
t
SFSE
t
HFSE
t
DFSE
t
SCLKW
t
HOFSE
DAI_P20-1
(DATA CHANNEL A/B)
t
DDTI
DRIVE EDGE
SAMPLE EDGE
DATA TRANSMIT — INTERNAL CLOCK
t
SFSI
t
HFSI
t
DFSI
t
HOFSI
t
SCLKIW
t
HDTI
NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF SCLK (EXTERNAL), SCLK (INTERNAL) CAN BE USED AS THE ACTIVE SAMPLING EDGE.
t
DDTE
DRIVE EDGE
SAMPLE EDGE
DATA TRANSMIT — EXTERNAL CLOCK
t
SFSE
t
HFSE
t
DFSE
t
HOFSE
t
SCLKW
t
HDTE
DAI_P20-1
(SCLK)
DAI_P20-1
(FS)
DAI_P20-1
(DATA CHANNEL A/B)
DAI_P20-1
(SCLK)
DAI_P20-1
(FS)
DAI_P20-1
(DATA CHANNEL A/B)
DAI_P20-1
(SCLK)
DAI_P20-1
(FS)
DAI_P20-1
(DATA CHANNEL A/B)
相關(guān)PDF資料
PDF描述
ADSP-21364 SHARC Processor
ADSP-21364SBBC-ENG SHARC Processor
ADSP-21364SBBCZENG SHARC Processor
ADSP-21364SBSQ-ENG SHARC Processor
ADSP-21364SBSQZENG SHARC Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21363SBSQ-ENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21363SBSQZENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21363SCSQ-ENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21363SCSQZENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
ADSP-21363SKBC-ENG 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor