參數(shù)資料
型號: ADSP-21060KS-160
廠商: ANALOG DEVICES INC
元件分類: 數(shù)字信號處理
英文描述: ADSP-2106x SHARC DSP Microcomputer Family
中文描述: 48-BIT, 40 MHz, OTHER DSP, PQFP240
封裝: MS-029GA, MQFP-240
文件頁數(shù): 25/47頁
文件大?。?/td> 366K
代理商: ADSP-21060KS-160
ADSP-21060/ADSP-21060L
–25–
REV. D
ADSP-21060
Min
ADSP-21060L
Min
Parameter
Max
Max
Units
Timing Requirements:
t
HBGRCSV
HBG
Low to
RD
/
WR
/
CS
Valid
1
t
SHBRI
HBR
Setup before CLKIN
2
t
HHBRI
HBR
Hold before CLKIN
2
t
SHBGI
HBG
Setup before CLKIN
t
HHBGI
HBG
Hold before CLKIN High
t
SBRI
BR
x,
CPA
Setup before CLKIN
3
t
HBRI
BR
x,
CPA
Hold before CLKIN High
t
SRPBAI
RPBA Setup before CLKIN
t
HRPBAI
RPBA Hold before CLKIN
20+ 5DT/4
20+ 5DT/4
ns
ns
ns
ns
ns
ns
ns
ns
ns
20 + 3DT/4
20 + 3DT/4
14 + 3DT/4
14 + 3DT/4
13 + DT/2
13 + DT/2
6 + DT/2
6 + DT/2
13 + DT/2
13 + DT/2
6 + DT/2
6 + DT/2
21 + 3DT/4
21 + 3DT/4
12 + 3DT/4
12 + 3DT/4
Switching Characteristics:
t
DHBGO
HBG
Delay after CLKIN
t
HHBGO
HBG
Hold after CLKIN
t
DBRO
BR
x Delay after CLKIN
t
HBRO
BR
x Hold after CLKIN
t
DCPAO
CPA
Low Delay after CLKIN
t
TRCPA
CPA
Disable after CLKIN
t
DRDYCS
REDY (O/D) or (A/D) Low from
CS
and
HBR
Low
4
t
TRDYHG
REDY (O/D) Disable or REDY (A/D)
High from
HBG
4
t
ARDYTR
REDY (A/D) Disable from
CS
or
HBR
High
4
7 – DT/8
7 – DT/8
ns
ns
ns
ns
ns
ns
–2 – DT/8
–2 – DT/8
7 – DT/8
7 – DT/8
–2 – DT/8
–2 – DT/8
8 – DT/8
4.5 – DT/8
8 – DT/8
4.5 – DT/8
–2 – DT/8
–2 – DT/8
8.5
9.25
ns
44 + 23DT/16
44 + 23DT/16
ns
10
10
ns
NOTES
1
For first asynchronous access after
HBR
and
CS
asserted, ADDR
31-0
must be a non-MMS value 1/2 t
CK
before
RD
or
WR
goes low or by t
HBGRCSV
after
HBG
goes
low. This is easily accomplished by driving an upper address signal high when
HBG
is asserted. See the “Host Processor Control of the ADSP-2106x” section in the
ADSP-2106x SHARC User’s Manual, Second Edition
.
2
Only required for recognition in the current cycle.
3
CPA
assertion must meet the setup to CLKIN; deassertion does not need to meet the setup to CLKIN.
4
(O/D) = open drain, (A/D) = active drive.
Multiprocessor Bus Request and Host Bus Request
Use these specifications for passing of bus mastership between
multiprocessing ADSP-2106xs (
BR
x) or a host processor
(
HBR
,
HBG
).
相關(guān)PDF資料
PDF描述
ADSP-21060LKB-160 RES, 2.2 K SM CHIP 5% 50V 1/16 WATT, 0603
ADSP-21060LKS-133 ADSP-2106x SHARC DSP Microcomputer Family
ADSP-21060LKS-160 ADSP-2106x SHARC DSP Microcomputer Family
ADSP-21061KS-133 ADSP-2106x SHARC DSP Microcomputer Family
ADSP-21061 ADSP-2106x SHARC DSP Microcomputer Family
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21060KSZ-133 功能描述:IC DSP CONTROLLER 32BIT 240-MQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-21060KSZ-160 功能描述:IC DSP CONTROLLER 32BIT 240MQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C,McASP,McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP21060L 制造商:AD 制造商全稱:Analog Devices 功能描述:DSP MICROCOMPUTER
ADSP-21060L 制造商:AD 制造商全稱:Analog Devices 功能描述:ADSP-2106x SHARC DSP Microcomputer Family
ADSP-21060LAB-160 功能描述:IC DSP CONTROLLER 32BIT 225BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤