- 您現在的位置：買賣IC網 > PDF目錄165354 > ADS7945SRTER (TEXAS INSTRUMENTS INC) 2-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PQCC16 PDF資料下載
參數資料
| 型號： | ADS7945SRTER |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | ADC |
| 英文描述： | 2-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PQCC16 |
| 封裝： | GREEN, PLASTIC, QFN-16 |
| 文件頁數： | 26/49頁 |
| 文件大小： | 1322K |
| 代理商： | ADS7945SRTER |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
1
2
15
16
1
2
15
16
1
2
11
12
13
14
15
16
t
PDSU
t
PDH
Sample
N
1
-
Sample
N
Dummy
Sample
DataFromSample
N
2
-
DataFromSample
N
1
-
DataFromSample
N
SCLK
CS
SDO
Power-Down
(Internal)
PDEN
1
2
15
16
1
2
15
16
1
2
t
PDSU
Sample
N+1
Sample
N+2
InvalidData
SCLK
CS
SDO
Power-Down
(Internal)
PDEN
Sample
N+3
DataFromSample
N+1
DataFromSample
N+2
t
W1 +1
s
m
SBAS539B
– JUNE 2011 – REVISED SEPTEMBER 2011
In some applications, data collection is accomplished in burst mode. The system powers down after data
collection. 16-clock mode is convenient for these applications. Figure 84 and Figure 85 detail power saving in
16-clock burst mode.
Figure 84. Entry Into Power-Down with 16-Clock Burst Mode
As shown in Figure 84, the two frames capturing the N
–1 and Nth samples are normal 16-clock frames. Keeping
PDEN = 1 before the CS rising edge in the next frame ensures that the devices detect the power-down mode.
Data from the Nth sample are read during this frame. It is expected that the Nth sample represents the last data
of interest in the burst of conversions. The devices enter the power-down state after the end of conversions. This
is the 16th SCLK falling edge. It is recommended to stop the clock after the 16th SCLK falling edge. Note that it
is mandatory not to have more than 29 SCLK falling edges during the CS low period. This limitation ensures that
the devices remain in 16-clock mode.
The devices remain in a power-down state as long as CS is low. A CS rising edge with PDEN = 0 brings the
devices out of the power-down state. It is necessary to ensure that the CS high time for the first sample after
power up is more than 1
s + tACQ (min).
Figure 85. Exit From Power-Down with 16-Clock Burst Mode
32
Copyright
2011, Texas Instruments Incorporated
相關PDF資料 |
PDF描述 |
|---|---|
| ADS7945SRTET | 2-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PQCC16 |
| ADS7953SBRHBT | 16-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PQCC32 |
| ADS7953SRHBT | 16-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PQCC32 |
| ADS803E | 1-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| ADS8342IBPFBTG4 | 4-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PQFP48 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ADS7945SRTET | 功能描述:模數轉換器 - ADC 14B,2MSPS,DUAL-CH, UNIPOLAR,DIF,SAR ADC RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS7946 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:14-Bit, 2 MSPS, Dual-Channel, Differential/Single-Ended, Ultralow-Power Analog-to-Digital Converters |
| ADS7946EVM-PDK | 功能描述:數據轉換 IC 開發(fā)工具 ADS7946 PERF DEM KIT RoHS:否 制造商:Texas Instruments 產品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| ADS7946SRTER | 功能描述:模數轉換器 - ADC 14B,2MSPS,DUAL-CH, UNIP,PSE-DIF,SAR ADC RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS7946SRTET | 功能描述:模數轉換器 - ADC 14B,2MSPS,DUAL-CH, UNIP,PSE-DIF,SAR ADC RoHS:否 制造商:Texas Instruments 通道數量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復。