- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1990 > ADS62C17IRGC25 (Texas Instruments)IC ADC 11BIT 200MSPS DUAL 64VQFN PDF資料下載
參數(shù)資料
| 型號： | ADS62C17IRGC25 |
| 廠商： | Texas Instruments |
| 文件頁數(shù)： | 47/68頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 11BIT 200MSPS DUAL 64VQFN |
| 標準包裝： | 25 |
| 位數(shù)： | 11 |
| 采樣率（每秒）： | 200M |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 1.1W |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-VFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 64-VQFN 裸露焊盤（9x9） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 2 個差分，單極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
CLKP
CLKM
VCM
0.1 F
m
0.1 F
m
CMOSclockinput
GAIN PROGRAMMABILITY
OFFSET CORRECTION
www.ti.com ............................................................................................................................................................. SLAS631A – APRIL 2009 – REVISED JULY 2009
Figure 55. Single-Ended Clock Driving Circuit
ADS62C17 includes gain settings that can be used to get improved SFDR performance (compared to 0dB gain).
The gain is programmable from 0dB to 6dB (in 0.5 dB steps). For each gain setting, the analog input full-scale
range scales proportionally, as shown in Table 11.
The SFDR improvement is achieved at the expense of SNR; for each 1dB gain step, the SNR degrades about
1dB. The SNR degradation is less at high input frequencies. As a result, the gain is very useful at high input
frequencies as the SFDR improvement is significant with marginal degradation in SNR.
So, the gain can be used to trade-off between SFDR and SNR. Note that the default gain after reset is 0 dB.
Table 11. Full-Scale Range Across Gains
Gain, dB
Full-Scale, Vpp
0
2V
1
1.78
2
1.59
3
1.42
4
1.26
5
1.12
6
1.00
ADS62C17 has an internal offset correction algorithm that estimates and corrects dc offset up to +/-10mV. The
correction can be enabled using the serial register bit <OFFSET CORRECTION ENABLE>. Once enabled, the
algorithm estimates the channel offset and applies the correction every clock cycle. The time constant of the
correction loop is a function of the sampling clock frequency. The time constant can be controlled using register
bits <OFFSET CORR TIME CONSTANT> as described in Table 12.
After the offset is estimated, the correction can be frozen by setting <OFFSET CORRECTION ENABLE> = 0.
Once frozen, the last estimated value is used for offset correction every clock cycle. The correction does not
affect the phase of the signal. Note that offset correction is disabled by default after reset.
Figure 56 shows the time response of the offset correction algorithm, after it is enabled.
Copyright 2009, Texas Instruments Incorporated
51
Product Folder Link(s): ADS62C17
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADS62P45IRGC25 | IC ADC 14B SER/PAR 125M 64VQFN |
| ADS7812U/1KE4 | IC 12BIT 35MW SER OUT ADC 16SOIC |
| ADS7815UG4 | IC 16BIT 250KHZ ADC CONV 28-SOIC |
| ADS7818PBG4 | IC 12BIT 500KHZ ADC CONV 8-DIP |
| ADS7825UBG4 | IC 16BIT 4-CHAN MUX ADC 28-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADS62C17IRGCR | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Dual Channel 11B 200MSPS ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS62C17IRGCT | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Dual Channel 11B 200MSPS ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS62P15 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Dual Channel 11-Bits, 125 MSPS ADC With Parallel CMOS/DDR LVDS Outputs |
| ADS62P15_09 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Dual Channel 11-Bits,125 MSPS ADC With Parallel CMOS/DDR LVDS Outputs |
| ADS62P15_1 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Dual Channel 11-Bits,125 MSPS ADC With Parallel CMOS/DDR LVDS Outputs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。