- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1990 > ADS1234IPWG4 (Texas Instruments)IC ADC 24BIT BRDG SENSOR 28TSSOP PDF資料下載
參數(shù)資料
| 型號： | ADS1234IPWG4 |
| 廠商： | Texas Instruments |
| 文件頁數(shù)： | 6/39頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 24BIT BRDG SENSOR 28TSSOP |
| 產品培訓模塊： | Data Converter Basics |
| 視頻文件： | Nuts and Bolts of the Delta-Sigma Converter |
| 標準包裝： | 50 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 10，80 |
| 數(shù)據(jù)接口： | 串行 |
| 轉換器數(shù)目： | 1 |
| 功率耗散（最大）： | 4.3mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-TSSOP（0.173"，4.40mm 寬） |
| 供應商設備封裝： | 28-TSSOP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 4 個單端，單極；2 個差分，雙極 |
第1頁第2頁第3頁第4頁第5頁當前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
www.ti.com
Bypass Capacitor
LOW-NOISE PGA
VOLTAGE REFERENCE INPUTS
Z
EFF
+
1
2f
MODCBUF
R
INT
R
INT
R
F1
R
1 R
F2
ADC
A3
Gainof1or2
CAP
AINP
AINN
CAP
A2
A1
450W
18pF
450W
18pF
SBAS350F – JUNE 2005 – REVISED FEBRUARY 2008
By applying a 0.1F external capacitor (CEXT) across
The ADS1232/4 features a low-drift, low-noise PGA
two capacitor pins and the combination of the internal
that provides a complete front-end solution for bridge
2k
resistor RINT on-chip, a low-pass filter (with a
sensors. A simplified diagram of the PGA is shown in
corner frequency of 720Hz) is created to bandlimit the
Figure 27. It consists of two chopper-stabilized
signal path prior to the modulator input. This low-pass
amplifiers (A1 and A2) and three accurately-matched
filter serves two purposes. First, the input signal is
resistors (R1, RF1, and RF2), which construct a
bandlimited to prevent aliasing as well as to filter out
differential front-end stage with a gain of 64, followed
the high-frequency noise. Second, it attenuates the
by gain stage A3. The PGA inputs are equipped with
chopping residue from the PGA (for gains of 64 and
an EMI filter, as shown in Figure 27. The cut-off
128 only) to improve temperature drift performance. It
frequency of the EMI filter is 19.6MHz. If the PGA is
is not required to use high quality capacitors (such as
set to 1 or 2, the gain-of-64 stage is bypassed and
ceramic
or
tantalum
capacitors)
for
a
general
shut down to save power. With the combination of
application. However, high quality capacitors such as
both gain stages, the PGA can be set to 64 or 128.
poly are recommended for high linearity applications.
The PGA of the ADS1232/4 can be set to 1, 2, 64, or
128 with pins GAIN1 (MSB) and GAIN0 (LSB). By
using AVDD as the reference input, the bipolar input
ranges from ±2.5V to ±19.5mV, while the unipolar
(REFP, REFN)
ranges from 2.5V to 19.5mV. When the PGA is set to
The voltage reference used by the modulator is
1 or 2, the absolute inputs can go rail-to-rail without
generated from the voltage difference between REFP
significant performance degradation. However, the
and REFN: VREF = REFP – REFN. The reference
inputs of the ADS1232/4 are protected with internal
inputs use a structure similar to that of the analog
diodes connected to the power-supply rails. These
inputs. In order to increase the reference input
diodes will clamp the applied signal to prevent it from
impedance, a switching buffer circuitry is used to
damaging the input circuitry. On the other hand, when
reduce
the
input
equivalent
capacitance.
The
the PGA is set to 64 or 128, the operating input range
reference drift and noise impact ADC performance. In
is limited to (AGND + 1.5V) to (AVDD – 1.5V), in
order to achieve best results, pay close attention to
order to prevent saturating the differential front-end
the
reference
noise
and
drift
specifications.
A
circuitry and degrading performance.
simplified diagram of the circuitry on the reference
inputs is shown in Figure 28. The switches and
capacitors
can
be
modeled
with
an
effective
impedance of:
Where:
fMOD = modulator sampling frequency (76.8kHz)
CBUF = input capacitance of the buffer
For the ADS1232/4:
Figure 27. Simplified Diagram of the PGA
14
Copyright 2005–2008, Texas Instruments Incorporated
相關PDF資料 |
PDF描述 |
|---|---|
| ADS1241EG4 | IC ADC 24-BIT SER PROGBL 28-SSOP |
| ADS1244IDGSTG4 | IC ADC LP CONVERT 24BIT 10-MSOP |
| ADS1252UG4 | IC ADC 24-BIT SER 41.7KHZ 8-SOIC |
| ADS1259BIPWR | IC ADC 24BIT SPI 14KSPS 20TSSOP |
| ADS1286UB/2K5G4 | IC ADC 12BIT SPI 37KSPS 8SOIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADS1234IPWR | 功能描述:模數(shù)轉換器 - ADC 24-Bit Ultra Low-Noise RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS1234IPWRG4 | 功能描述:模數(shù)轉換器 - ADC 24-Bit Ultra Low-Noise RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS1240 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:24-Bit ANALOG-TO-DIGITAL CONVERTER |
| ADS1240E | 功能描述:模數(shù)轉換器 - ADC 24-Bit Anlg-to-Dig Converter RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS1240E | 制造商:Texas Instruments 功能描述:IC 24BIT ADC SMD 1240 SSOP24 制造商:Texas Instruments 功能描述:IC, 24BIT ADC, SMD, 1240, SSOP24 制造商:Texas Instruments 功能描述:IC, 24BIT ADC, SMD, 1240, SSOP24; Resolution (Bits):24bit; Sampling Rate:15SPS; Supply Voltage Type:Single; Supply Voltage Min:2.7V; Supply Voltage Max:5.25V; Supply Current:760A; Digital IC Case Style:SSOP; No. of Pins:24; Input ;RoHS Compliant: Yes |
發(fā)布緊急采購，3分鐘左右您將得到回復。