- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄357568 > ADS-CCD1202MM (MURATA POWER SOLUTIONS INC) PDF資料下載
參數(shù)資料
| 型號： | ADS-CCD1202MM |
| 廠商： | MURATA POWER SOLUTIONS INC |
| 元件分類： | ADC |
| 中文描述： | 1-CH 12-BIT FLASH METHOD ADC, PARALLEL ACCESS, CDIP24 |
| 封裝： | DDIP-24 |
| 文件頁數(shù)： | 3/8頁 |
| 文件大?。?/td> | 724K |
| 代理商： | ADS-CCD1202MM |
ADS -CCD1202
Footnotes:
All power supplies must be on before applying a start convert pulse. All
supplies and the clock (START CONVERT) must be present during warmup
periods. The device must be continuously converting during this time.
Contact DATEL for availability of other input voltage ranges.
A 200ns wide start convert pulse is used for all production testing.
Effective bits is equal to:
This is the time required before the A/D output data is valid after
the analog input is back within the specified range.
+25°C
0 to +70°C
–55 to +125°C
ANALOG OUTPUT
MIN.
TYP.
MAX.
MIN.
TYP.
MAX.
MIN.
TYP.
MAX.
UNITS
Internal Reference
Voltage
Drift
External Current
+9.95
—
—
+10.0
±5
—
+10.05
—
1.5
+9.95
—
—
+10.0
±5
—
+10.05
—
1.5
+9.95
—
—
+10.0
±5
—
+10.05
—
1.5
Volts
ppm/oC
mA
DIGITAL OUTPUTS
Logic Levels
Logic "1"
Logic "0"
Logic Loading “1"
Logic Loading "0"
Delay, Falling Edge of EOC
to Output Data Valid
Output Coding
+2.4
—
—
—
—
—
—
—
—
+0.4
–4
+4
+2.4
—
—
—
—
—
—
—
—
+0.4
–4
+4
+2.4
—
—
—
—
—
—
—
—
+0.4
–4
+4
Volts
Volts
mA
mA
—
—
35
—
—
35
—
—
35
ns
Straight Binary
POWER REQUIREMENTS, ±15V
Power Supply Range
+15V Supply
–15V Supply
+5V Supply
Power Supply Current
+15V Supply
–15V Supply
+5V Supply
Power Dissipation
Power Supply Rejection
+14.5
–14.5
+4.75
+15.0
–15.0
+5.0
+15.5
–15.5
+5.25
+14.5
–14.5
+4.75
+15.0
–15.0
+5.0
+15.5
–15.5
+5.25
+14.5
–14.5
+4.75
+15.0
–15.0
+5.0
+15.5
–15.5
+5.25
Volts
Volts
Volts
—
—
—
—
—
+43
–48
+82
1.75
—
+55
–55
+95
1.95
±0.01
—
—
—
—
—
+43
–48
+82
1.75
—
+55
–55
+95
1.95
±0.01
—
—
—
—
—
+43
–48
+82
1.75
—
+55
–55
+95
1.95
±0.01
mA
mA
mA
Watts
%FSR/%V
POWER REQUIREMENTS, ±12V
Power Supply Range
+12V Supply
–12V Supply
+5V Supply
Power Supply Current
+12V Supply
–12V Supply
+5V Supply
Power Dissipation
Power Supply Rejection
+11.5
–11.5
+4.75
+12.0
–12.0
+5.0
+12.5
–12.5
+5.25
+11.5
–11.5
+4.75
+12.0
–12.0
+5.0
+12.5
–12.5
+5.25
+11.5
–11.5
+4.75
+12.0
–12.0
+5.0
+12.5
–12.5
+5.25
Volts
Volts
Volts
—
—
—
—
—
+43
–48
+82
1.45
—
+55
–55
+95
1.65
±0.01
—
—
—
—
—
+43
–48
+82
1.45
—
+55
–55
+95
1.65
±0.01
—
—
—
—
—
+43
–48
+82
1.45
—
+55
–55
+95
1.65
±0.01
mA
mA
mA
Watts
%FSR/%V
(SNR + Distortion) – 1.76 + 20 log
Full Scale Amplitude
Actual Input Amplitude
6.02
TECHNICAL NOTES
1. Obtaining fully specified performance from the ADS-CCD1202
requires careful attention to pc-card layout and power supply
decoupling. The device’s analog and digital ground systems are
connected to each other internally. For optimal performance, tie
all ground pins (14, 19, and 23) directly to a large
analog
ground plane beneath the package.
Bypass all power supplies, as well as the REFERENCE
OUTPUT (pin 21), to ground with 4.7μF tantalum capacitors in
parallel with 0.1μF ceramic capacitors. Locate the bypass
capacitors as close to the unit as possible. If the user-installed
offset and gain adjusting circuit shown in Figure 2 is used, also
locate it as close to the ADS-CCD1202 as possible.
2. ADS-CCD1202 achieves its specified accuracies without
external calibration. If required, the device’s small initial offset
and gain errors can be reduced to zero using the input circuit of
Figure 2. When using this circuit, or any similar offset and gain-
calibration hardware, make adjustments following warmup. To
avoid interaction, always adjust offset before gain.
3. When operating the ADS-CCD1202 from ±12V supplies, do not
drive external circuitry with the REFERENCE OUTPUT (pin 21).
The reference’s accuracy and drift specifications may not be
met, and loading the circuit may cause accuracy errors within
the converter.
4. A passive bandpass filter is used at the input of the A/D for all
production testing.
5. Applying a start pulse while a conversion is in progress (EOC =
logic "1") initiates a new and inaccurate conversion cycle. Data
for the interrupted and subsequent conversions will be invalid.
Input Voltage
Range
Zero Adjust
+1/2 LSB
Gain Adjust
+FS – 1 1/2 LSB
0 to +10V
+1.2207mV
+9.99634V
Table 1. Zero and Gain Adjust
3.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADSD-1402S-EX | 2-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO40 |
| ADSD-1410S-EX | 2-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, DSO40 |
| ADSP-21020BG-120 | 32/40-Bit IEEE Floating-Point DSP Microprocessor |
| ADSP-21020BG-80 | 32/40-Bit IEEE Floating-Point DSP Microprocessor |
| ADSP-21020KG-100 | 32/40-Bit IEEE Floating-Point DSP Microprocessor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADS-CCD1202MM-QL | 制造商:Murata Power Solutions 功能描述:Analog to Digital Converter |
| ADS-COR-SDR1 | 制造商:Avnet Design Services - Custom 功能描述:ADRAM BINARY CORE LICENSE - Virtual or Non-Physical Inventory (Software & Literature) |
| ADS-COR-SDRSPD1 | 制造商:Avnet Design Services - Custom 功能描述:SDRAM W/SPD BINARY CORE LICENSE - Virtual or Non-Physical Inventory (Software & Literature) |
| ADSCPA | 制造商:Pentair Technical Products / Hoffman 功能描述:Platform Assembly 制造商:PENTAIR TECNICAL PRODCUTS 功能描述:Platform Assembly |
| A-DSCR/09/FZ | 制造商:Assmann 功能描述:9w male crimp contact housing |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。