- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374020 > ADP3204JCP (Analog Devices, Inc.) 3-Phase IMVP-II and IMVP-III Core Controller for Mobile CPUs PDF資料下載
參數(shù)資料
| 型號： | ADP3204JCP |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | 基準(zhǔn)電壓源/電流源 |
| 英文描述： | 3-Phase IMVP-II and IMVP-III Core Controller for Mobile CPUs |
| 中文描述： | 三相IMVP的，IMVP的第二和第三的核心控制器，用于移動CPU |
| 文件頁數(shù)： | 6/16頁 |
| 文件大?。?/td> | 1315K |
| 代理商： | ADP3204JCP |
REV. 0
–6–
ADP3204
PIN FUNCTION DESCRIPTIONS
Pin
Mnemonic
Function
1–5
VID[4:0]
Voltage Identification Inputs. These are the VID inputs for logic control of the programmed
reference voltage that appears at the DACOUT pin, and, via external component configura-
tion, is used for setting the output voltage regulation point. The VID pins have a specified internal
pull-up current that, if left open, will default the pins to a logic high state. The VID code does not set
the DAC output voltage directly but through a transparent latch that is clocked by the
BOM
pin’s
GMUXSEL signal rising and falling edge.
6
BOM
Battery Optimized Mode Control (Active Low). This digital input pin corresponds to the system’s
GMUXSEL signal that corresponds to Battery Optimized Mode of the CPU operation in its active
low state and Performance Optimized Mode (POM) in its deactivated high state. The signal also
controls the optimal positioning of the core voltage regulation level by offsetting it downward in
Battery Optimized Mode according to the functionality of the BSHIFT and RAMP pins. It is also
used to initiate a masking period for the PWRGD signal whenever a GMUXSEL signal transition occurs.
7
DPSLP
Deep Sleep Mode Control (Active Low). This is a digital input pin corresponding to the system’s
STPCPU
signal that, in its active state, corresponds to Deep Sleep Mode of the CPU operation,
which is a subset operating mode of either
BOM
or POM operation. The signal controls the optimal
positioning of the core voltage regulation level by offsetting it downward according to the function-
ality of the DSHIFT and RAMP pins.
8
DPRSLP
Deeper Sleep Mode Control (Active High). This is a digital input pin corresponding to the system’s
DPRSLPVR signal corresponding to Deeper Sleep Mode of the CPU operation. When the signal
when it is activated it controls the DAC output voltage by disconnecting the VID signals from the
DAC input and setting a specified internal Deeper Sleep code instead. At de-assertion of the DPRSLPVR
signal, the DAC output voltage returns to the voltage level determined by the externalVID code.
The DPRSLPVR signal is also used to initiate a blanking period for the PWRGD signal
to disable its
response to a pending dynamic core voltage change that corresponds to the VID code transition.
9
PWRGD
Power Good (Active High). This open-drain output pin, via the assistance of an external pull-up
resistor to the desired voltage, indicates that the core voltage is within the specified tolerance
of the VID programmed value, or else is in a VID transition state as indicated by a recent state
transition of either the
BOM
or DPRSLP pins. PWRGD is deactivated (pulled low) when the IC is
disabled in UVLO mode, or starting up, or the COREFB voltage is out of the core power-good
window. The open-drain output allows external wired ANDing (logical NORing) with other open
drain/collector power-good indicators.
10
SD
Shutdown (Active Low). This is a digital input pin coming from a system signal that, in its active
state shuts down the IC operation, placing the IC in its lowest quiescent current state for maximum
power savings.
PIN CONFIGURATION
24
23
22
21
20
19
18
17
PIN 1
(Not to Scale)
VID4
VID3
VID2
VID1
VID0
BOM
DPSLP
DPRSLP
D
32 31 30 29 28 27 26 25
B
D
H
C
R
ADP3204
R
C
9 10 11 12 13 14 15 16
S
D
D
1
2
3
4
5
6
7
8
VCC
CS3
CS2
CS1
OUT3
OUT2
OUT1
GND
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADP3204JCP-REEL | 3-Phase IMVP-II and IMVP-III Core Controller for Mobile CPUs |
| ADP3204JCP-REEL7 | 3-Phase IMVP-II and IMVP-III Core Controller for Mobile CPUs |
| ADP3205 | Multiphase IMVP-IV Core Controller for Mobile CPUs |
| ADP3300ART-27 | Circular Connector; No. of Contacts:7; Series:; Body Material:Aluminum Alloy; Connecting Termination:Solder; Connector Shell Size:20; Circular Contact Gender:Socket; Circular Shell Style:Cable Receptacle; Insert Arrangement:20-15 RoHS Compliant: No |
| ADP3300ART-3 | Circular Connector; No. of Contacts:3; Series:; Body Material:Aluminum Alloy; Connecting Termination:Solder; Connector Shell Size:20; Circular Contact Gender:Socket; Circular Shell Style:Cable Receptacle; Insert Arrangement:20-19 RoHS Compliant: No |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADP3204JCP-REEL | 制造商:Analog Devices 功能描述: |
| ADP3204JCP-REEL7 | 制造商:Rochester Electronics LLC 功能描述:3 PHASE PEAK/PEAK DC/DC MODE CONTROLLER - Tape and Reel |
| ADP3205 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiphase IMVP-IV Core Controller for Mobile CPUs |
| ADP3205AJCPZ-R | 制造商:ON Semiconductor 功能描述:ADP3205AJCPZ-REEL |
| ADP3205AJCPZ-REEL | 功能描述:IC CTRLR BUCK DC-DC SEL 40LFCSP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,000 系列:- 應(yīng)用:電源，ICERA E400，E450 輸入電壓:4.1 V ~ 5.5 V 輸出數(shù):10 輸出電壓:可編程 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:42-WFBGA，WLCSP 供應(yīng)商設(shè)備封裝:42-WLP 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。