- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9673 > ADN2812ACPZ (Analog Devices Inc)IC CLOCK/DATA RECOVERY 32LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | ADN2812ACPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 11/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK/DATA RECOVERY 32LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 時(shí)鐘和數(shù)據(jù)恢復(fù)（CDR），多路復(fù)用器 |
| PLL： | 是 |
| 主要目的： | SONET/SDH |
| 輸入： | CML |
| 輸出： | CML |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:2 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 2.7GHz |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 32-LFCSP-VQ（5x5） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
Data Sheet
ADN2812
Rev. E | Page 19 of 28
The two uses of the reference clock are mutually exclusive. The
reference clock can be used either as an acquisition aid for the
ADN2812 to lock onto data or to measure the frequency of the
incoming data to within 0.01%. (There is the capability to meas-
ure the data rate to approximately ±10% without the use of a
reference clock.) The modes are mutually exclusive because, in
the first use, the user knows the exact data rate and wants to
force the part to lock onto only that data rate; in the second use,
the user does not know the data rate and wants to measure it.
Lock to reference mode is enabled by writing a 1 to I2C Register
Bit CTRLA[0]. Fine data rate readback mode is enabled by
writing a 1 to I2C Register Bit CTRLA[1]. Writing a 1 to both
of these bits at the same time causes an indeterminate state
and is not supported.
Using the Reference Clock to Lock onto Data
Writing CTRLA[0] = 1 puts the ADN2812 into lock-to-REFCLK
(LTR) mode. In this mode, the ADN2812 locks onto a fre-
quency derived from the reference clock according to the
following equation:
Data Rate/2CTRLA[5:2] = REFCLK/2CTRLA[7:6]
The user must know exactly what the data rate is and provide
a reference clock that is a function of this rate. The ADN2812
can still be used as a continuous rate device in this configu-
ration, provided that the user has the ability to provide a
reference clock that has a variable frequency (see the Appli-
cation Note AN-632).
The reference clock can be anywhere between 12.3 MHz and
200 MHz. By default, the ADN2812 expects a reference clock
between 12.3 MHz and 25 MHz. If it is between 25 MHz and
50 MHz, 50 MHz and 100 MHz, or 100 MHz and 200 MHz,
the user needs to configure the ADN2812 to use the correct
reference frequency range by setting two bits of the CTRLA
register, CTRLA[7:6].
Table 11. CTRLA[7:6] Settings
CTRLA[7:6]
Range (MHz)
00
12.3 to 25
01
25 to 50
10
50 to 100
11
100 to 200
Table 12. CTRLA[5:2] Settings
CTRLA[5:2]
Ratio
0000
1
0001
2
n
2n
1000
256
The user can specify a fixed integer multiple of the reference
clock to lock onto using CTRLA[5:2], where CTRLA is set to
the data rate/DIV_FREF and where DIV_FREF represents the
divided-down reference referred to the 12.3 MHz to 25 MHz
band. For example, if the reference clock frequency is 38.88 MHz
and the input data rate is 622.08 Mb/s, CTRLA[7:6] is set to
[01] to give a divided-down reference clock of 19.44 MHz.
CTRLA[5:2] is set to [0101], that is, 5, because
622.08 Mb/s/19.44 MHz = 25
In this mode, if the ADN2812 loses lock for any reason, it
relocks onto the reference clock and continues to output a
stable clock.
While the ADN2812 is operating in LTR mode, if the user ever
changes the reference frequency (the FREF range, CTRLA[7:6] or
the FREF ratio, CTRLA[5:2]), this must be followed by writing a 1
to 0 transition into the CTRLB[5] bit to initiate a new frequency
acquisition.
A frequency acquisition can also be initiated in LTR mode
by writing a 0 to 1 transition into CTRLA[0]; however, it is
recommended that a frequency acquisition be initiated by
writing a 1 to 0 transition into CTRLB[5] as previously
explained.
Using the Reference Clock to Measure Data Frequency
The user can also provide a reference clock to measure the
recovered data frequency, in which case the ADN2812 compares
the frequency of the incoming data to the incoming reference
clock and returns a ratio of the two frequencies to 0.01%
(100 ppm). The accuracy error of the reference clock is added
to the accuracy of the ADN2812 data rate measurement. For
example, if a 100 ppm accuracy reference clock is used, the total
accuracy of the measurement is within 200 ppm.
The reference clock can range from 12.3 MHz to 200 MHz.
The ADN2812 expects a reference clock between 12.3 MHz
and 25 MHz by default. If it is between 25 MHz and 50 MHz,
50 MHz and 100 MHz, or 100 MHz and 200 MHz, the user
needs to configure the ADN2812 to use the correct reference
frequency range by setting two bits of the CTRLA register,
CTRLA[7:6]. Using the reference clock to determine the
frequency of the incoming data does not affect the manner
in which the part locks onto data. In this mode, the reference
clock is used only to determine the frequency of the data. For
this reason, the user does not need to know the data rate to use
the reference clock in this manner.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27467T25B19PA | CONN PLUG 19POS STRAIGHT W/PINS |
| ADN2817ACPZ | IC CLOCK/DATA RECOVERY 32-LFCSP |
| V375C48M150B | CONVERTER MOD DC/DC 48V 150W |
| ADN2818ACPZ | IC CLOCK/DATA RECOVERY 32-LFCSP |
| XRT91L31IQ-F | IC TXRX SONET/SDH 8BIT 64QFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADN2812ACPZ-RL | 功能描述:IC CLOCK/DATA RECOVERY 32LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
| ADN2812ACPZ-RL7 | 功能描述:IC CLOCK/DATA RECOVERY 32LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
| ADN2813 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Continuous Rate 10 Mb/s to 1.25 Gb/s Clock and Data Recovery IC with Integrated Limiting Amp |
| ADN2813ACPZ | 功能描述:IC CLK/DATA REC 1.25GBPS 48LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時(shí)鐘/頻率發(fā)生器，多路復(fù)用器 PLL:是 主要目的:存儲(chǔ)器，RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6 |
| ADN2813ACPZ-500RL7 | 功能描述:IC CLK/DATA REC 1.25GBPS 32LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時(shí)鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時(shí)鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。