參數(shù)資料
型號: ADM6996L
廠商: INFINEON TECHNOLOGIES AG
英文描述: 6 port 10/100 Mb/s Single Chip Ethernet Switch Controller
中文描述: 6端口10/100 Mb / s的單芯片以太網(wǎng)交換機控制器
文件頁數(shù): 19/61頁
文件大?。?/td> 1743K
代理商: ADM6996L
ADM6996L
Function Description
3.4.4 Data De-scrambling
The de-scrambler acquires synchronization with the data stream by recognizing idle
bursts of 40 or more bits and locking its deciphering Linear Feedback Shift Register
(LFSR) to the state of the scrambling LFSR. Upon achieving synchronization, the
incoming data is XORed by the deciphering LFSR and de-scrambled.
In order to maintain synchronization, the de-scrambler continuously monitors the validity
of the unscrambled data that it generates. To ensure this, a link state monitor and a hold
timer are used to constantly monitor the synchronization status. Upon synchronization of
the de-scrambler the hold timer starts a 722 us countdown. Upon detection of sufficient
idle symbols within the 722 us period, the hold timer will reset and begin a new
countdown. This monitoring operation will continue indefinitely given a properly
operating network connection with good signal integrity. If the link state monitor does
not recognize sufficient unscrambled idle symbols within 722 us period, the de-scrambler
will be forced out of the current state of synchronization and reset in order to re-acquire
synchronization.
3.4.5 Symbol Alignment
The symbol alignment circuit in the ADM6996L determines code word alignment by
recognizing the /J/K delimiter pair. This circuit operates on unaligned data from the de-
scrambler. Once the /J/K symbol pair (11000 10001) is detected, subsequent data is
aligned on a fixed boundary.
3.4.6 Symbol Decoding
The symbol decoder functions as a look-up table that translates incoming 5B symbols
into 4B nibbles as shown in Table 1. The symbol decoder first detects the /J/K symbol
pair preceded by idle symbols and replaces the symbol with MAC preamble. All
subsequent 5B symbols are converted to the corresponding 4B nibbles for the duration of
the entire packet. This conversion ceases upon the detection of the /T/R symbol pair
denoting the end of stream delimiter (ESD). The translated data is presented on the
internal RXD[3:0] signal lines with RXD[0] represents the least significant bit of the
translated nibble.
3.4.7 Valid Data Signal
The valid data signal (RXDV) indicates that recovered and decoded nibbles are being
presented on the internal RXD[3:0] synchronous to receive clock, RXCLK. RXDV is
asserted when the first nibble of translated /J/K is ready for transfer over the internal MII.
It remains active until either the /T/R delimiter is recognized, link test indicates failure, or
no signal is detected. On any of these conditions, RXDV is de-asserted.
Infineon-ADMtek Co. Ltd.
3-3
相關(guān)PDF資料
PDF描述
ADM8262 Wireless LAN 802.11a/b/g Controller
AIC1383B 3A TERMINATION REGULATOR
AIC1383BCE5TR 3A TERMINATION REGULATOR
AIC1383BCM5TR 3A TERMINATION REGULATOR
AIC1383BCSTR 3A TERMINATION REGULATOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADM6996LAAT1 功能描述:IC SWITCH CTRLR 10/100 128PQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
ADM6996L-AA-T-1 制造商:Rochester Electronics LLC 功能描述:ETHERNET SWITCH - Bulk
ADM6996LAAT1NP 制造商:Infineon Technologies AG 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps 3.3V 128-Pin MQFP Tray
ADM6996LC 制造商:Infineon Technologies AG 功能描述:
ADM6996LC-AC-R-1 功能描述:IC ETHERNET SW CTRLR 128-PQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A