- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄223310 > ADM1232ARWZ (ANALOG DEVICES INC) 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO16 PDF資料下載
參數(shù)資料
| 型號(hào)： | ADM1232ARWZ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 電源管理 |
| 英文描述： | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO16 |
| 封裝： | ROHS COMPLIANT, MS-013AA, SOIC-16 |
| 文件頁(yè)數(shù)： | 9/12頁(yè) |
| 文件大?。?/td> | 256K |
| 代理商： | ADM1232ARWZ |
ADM1232
Rev. C | Page 6 of
12
CIRCUIT INFORMATION
PB RESET
STROBE TIMEOUT SELECTION
The PB RESET input makes it possible to manually reset a
system using either a standard push-button switch or a logic
low input. An internal debounce circuit provides glitch
immunity when used with a switch, reducing the effects of
glitches on the line. The debounce circuit is guaranteed to cause
the ADM1232 to assert a reset if PB RESET is brought low for
more than 20 ms and is guaranteed to ignore low inputs of less
than 1 ms.
TD (time delay) set is used to set the strobe timeout period. The
strobe timeout period is the maximum time between high-to-
low transitions that STROBE accepts before a reset is asserted
). The strobe timeout settings are listed in
.
Table 5. Strobe Timeout Settings
Condition
Min
Typ
Max
Unit
TD = 0 V
62.5
150
250
ms
TD = Floating
250
600
1000
ms
TD = VCC
500
1200
2000
ms
MICROPROCESSOR
GND
TOLERANCE
RESET
STROBE
RESET
PB RESET
I/O
ADM1232
VCC
TD
STROBE
PULSE WIDTH
STROBE TIMEOUT PERIOD
STROBE
07
52
2-
00
8
07
52
2-
0
RESET
06
Figure 8. STROBE Parameters
Figure 6. Typical Push-Button Reset Application
RESET
PB RESET
VIL
RESET ACTIVE
TIME
PB RESET
DELAY
PB RESET TIME
VIH
0
7
5V
VCC
RESET
5V
4.5V (5% TRIP POINT)
RESET OUTPUT DELAY
HEN VCC IS FALLING
RESET OUTPUT DELAY
WHEN VCC IS RISING
W
4.25V (10% TRIP POINT)
RESET
075
22-
00
9
Figure 9. Reset Output Delay
07
52
2-
0
TOLERANCE
Figure 7. PB RESET
The TOLERANCE input is used to determine the level at which
VCC can vary below 5 V without the ADM1232 asserting a reset.
Connecting TOLERANCE to GND selects a 5% tolerance level
and causes the ADM1232 to generate a reset if VCC falls below
4.75 V. If TOLERANCE is connected to VCC, a 10% tolerance
level is selected, which causes the ADM1232 to generate a reset
if VCC falls below 4.5 V. See the parameters for the VCC trip point
in the Specifications section for more information.
RESET AND RESET OUTPUTS
RESET is capable of sourcing and sinking current, whereas
RESET is an open-drain MOSFET that sinks current only.
Therefore, it is necessary to pull this output high.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADM2223AL5 | FIBER OPTIC ADD/DROP MUX/DEMUX, FC/SPC CONNECTOR |
| ADM322323BB4 | FIBER OPTIC ADD/DROP MUX/DEMUX, SC/APC CONNECTOR |
| ADM322323AL5 | FIBER OPTIC ADD/DROP MUX/DEMUX, FC/SPC CONNECTOR |
| ADP-ED7887/1+ | 1 MHz - 1050 MHz RF/MICROWAVE COMBINER, 3.94 dB INSERTION LOSS |
| ADP04SA | PIANO DIP SWITCH-4SWITCHES, SPST, MOMENTARY,SURFACE MOUNT-STRAIGHT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADM1232ARWZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Microprocessor Supervisory Circuit |
| ADM1232ARWZ-REEL | 功能描述:IC SUPERVISOR FOR CPU 16SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:400 系列:- 類型:備用電池電路 監(jiān)視電壓數(shù)目:1 輸出:開路漏極，推挽式 復(fù)位:高有效/低有效 復(fù)位超時(shí):最小為 35 ms 電壓 - 閥值:4.65V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC W 包裝:帶卷 (TR) 其它名稱:ADM691ARZ-REEL7TR |
| ADM1232ARWZ-REEL1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Microprocessor Supervisory Circuit |
| ADM1232ARWZ-REEL7 | 功能描述:IC SUPERVISOR FOR CPU 16SOIC RoHS:是 類別:集成電路 (IC) >> PMIC - 監(jiān)控器 系列:- 標(biāo)準(zhǔn)包裝:400 系列:- 類型:備用電池電路 監(jiān)視電壓數(shù)目:1 輸出:開路漏極，推挽式 復(fù)位:高有效/低有效 復(fù)位超時(shí):最小為 35 ms 電壓 - 閥值:4.65V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:16-SOIC W 包裝:帶卷 (TR) 其它名稱:ADM691ARZ-REEL7TR |
| ADM1232ARWZ-REEL71 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Microprocessor Supervisory Circuit |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。