- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11396 > ADG792ABCPZ-REEL (Analog Devices Inc)IC MUX/DEMUX TRIPLE 4X1 24LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | ADG792ABCPZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 11/24頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC MUX/DEMUX TRIPLE 4X1 24LFCSP |
| 產(chǎn)品變化通告： | ADG79xx Discontinuance Notice 17/Aug/2010 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 功能： | 多路復(fù)用器/多路分解器 |
| 電路： | 3 x 4:1 |
| 導(dǎo)通狀態(tài)電阻： | 4 歐姆 |
| 電壓電源： | 單電源 |
| 電壓 - 電源，單路/雙路(±)： | 3V，5V |
| 電流 - 電源： | 1nA |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 24-LFCSP-VQ（4x4） |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 產(chǎn)品目錄頁(yè)面： | 800 (CN2011-ZH PDF) |
| 其它名稱： | ADG792ABCPZ-REELDKR |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
ADG792A/ADG792G
Rev. 0 | Page 19 of 24
LDSW BIT
The LDSW bit allows the user to control the way the device
executes the commands loaded during the write operations.
The ADG792A/ADG792G execute all the commands loaded
between two successive write operations that have set the
LDSW bit high.
Setting the LDSW high for every write cycle ensures that the
device executes the command immediately after the LDSW bit
is loaded into the device. This setting is used when the desired
configuration can be achieved by sending a single command, or
when the switches and/or GPO pin are not required to be updated
at the same time. When the desired configuration requires
multiple commands with a simultaneous update, the LDSW bit
should be set low while loading the commands, except for the
last one when the LDSW bit should be set high. Once the last
command with LDSW = high is loaded, the device simultaneously
executes all commands received since the last update.
POWER ON/SOFTWARE RESET
The ADG792A/ADG792G have a software reset function
implemented by the RESETB bit from the second data byte
loaded into the device during a write operation. For normal
operation of the multiplexers and GPO pins, this bit should be
set high. When RESETB = low, or after power-up, the switches
from all multiplexers are turned off (open) and the GPO pins
are set to low.
READ OPERATION
When reading data back from the ADG792A/ADG792G, the
user must begin with an address byte and R/W bit. The switch
then acknowledges that it is prepared to transmit data by pulling
SDA low. Following this acknowledgement, the ADG792A/
ADG792G transmit two bytes on the next clock edges. These
bytes contain the status of the switches, and each byte is followed
by an acknowledge bit. A logic high bit represents a switch in
the on (close) state, and a low represents a switch in the off
(open) state. For the GPO pin (ADG792G only), the bit repre-
sents the logic value of the pin. Figure 32 illustrates the entire
read sequence.
The bit maps accompanying Figure 32 show the relationship
between the elements of the ADG792A and ADG792G (that is,
the switches and GPO pins) and the bits that represent their
status after a completed read operation.
Bit Map ADG792A
RB15
RB14
RB13
RB12
RB11
RB10
RB9
RB8
RB7
RB6
RB5
RB4
RB3
RB2
RB1
RB0
S1A/D1
S1B/D1
S1C/D1
S1D/D1
S2A/D2
S2B/D2
S2C/D2
S2D/D2
S3A/D3
S3B/D3
S3C/D3
S3D/D3
Bit Map ADG792G
RB15
RB14
RB13
RB12
RB11
RB10
RB9
RB8
RB7
RB6
RB5
RB4
RB3
RB2
RB1
RB0
S1A/D1
S1B/D1
S1C/D1
S1D/D1
S2A/D2
S2B/D2
S2C/D2
S2D/D2
S3A/D3
S3B/D3
S3C/D3
S3D/D3
GPO1
GPO2
SCL
SDA
A2
A1
A0
RB14
RB15
R/W
RB13 RB12 RB11 RB10 RB9 RB8
RB7
RB6 RB5 RB4 RB3 RB2 RB1 RB0
START
CONDITION
BY MASTER
STOP
CONDITION
BY MASTER
ADDRESS BYTE
ACKNOWLEDGE
BY SWITCH
ACKNOWLEDGE
BY SWITCH
ACKNOWLEDGE
BY SWITCH
06029-
0
15
Figure 32. Read Operation
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GRM31A7U2J470JW31D | CAP CER 47PF 630V 5% U2J 1206 |
| GRM31A7U2J390JW31D | CAP CER 39PF 630V 5% U2J 1206 |
| GRM31A7U2J270JW31D | CAP CER 27PF 630V 5% U2J 1206 |
| GRM31A7U2J220JW31D | CAP CER 22PF 630V 5% U2J 1206 |
| MAX4658ESA+ | IC SWITCH SPST 8SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADG792ACCPZ-500RL7 | 制造商:AD 制造商全稱:Analog Devices 功能描述:IC-Compatible, Wide Bandwidth, Triple 4:1 Multiplexer |
| ADG792ACCPZ-REEL | 制造商:AD 制造商全稱:Analog Devices 功能描述:IC-Compatible, Wide Bandwidth, Triple 4:1 Multiplexer |
| ADG792G | 制造商:AD 制造商全稱:Analog Devices 功能描述:IC-Compatible, Wide Bandwidth, Triple 4:1 Multiplexer |
| ADG792GBCPZ-500RL7 | 制造商:Analog Devices 功能描述:Analog Multiplexer Triple 4:1 24-Pin LFCSP EP T/R 制造商:Analog Devices 功能描述:ANLG MUX TRIPLE 4:1 5V 24LFCSP - Tape and Reel |
| ADG792GBCPZ-REEL | 功能描述:IC MUX/DEMUX TRIPLE 4X1 24LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 模擬開(kāi)關(guān)，多路復(fù)用器，多路分解器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 功能:開(kāi)關(guān) 電路:2 x SPST - NC/NO 導(dǎo)通狀態(tài)電阻:8 歐姆 電壓電源:單電源 電壓 - 電源，單路/雙路(±):2.3 V ~ 4.3 V 電流 - 電源:1µA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-UFQFN 供應(yīng)商設(shè)備封裝:8-迷你型QFN（1.4x1.4） 包裝:剪切帶 (CT) 其它名稱:DG2738DN-T1-E4CT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。