- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9091 > ADF4193WCCPZ-RL7 (Analog Devices Inc)IC PLL FREQ SYNTHESIZER 32LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | ADF4193WCCPZ-RL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 4/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PLL FREQ SYNTHESIZER 32LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1,500 |
| 類型： | 時(shí)鐘/頻率合成器，RF |
| PLL： | 是 |
| 輸入： | CMOS，TTL |
| 輸出： | 時(shí)鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:1 |
| 差分 - 輸入:輸出： | 是/無 |
| 頻率 - 最大： | 3.5GHz |
| 除法器/乘法器： | 是/是 |
| 電源電壓： | 2.7 V ~ 3.3 V |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 32-LFCSP-VQ |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
ADF4193
Data Sheet
Rev. F | Page 12 of 32
The value of MOD is chosen to give the desired channel step
with the available reference frequency. Thereafter, program the
INT and FRAC words for the desired RF output frequency. See
the Worked Example section for more information.
PFD and Charge Pump
The PFD takes inputs from the R divider and N divider and
produces up and down outputs with a pulse width difference
proportional to the phase difference between the inputs. The
charge pump outputs a net up or down current pulse of a width
equal to this difference, to pump up or pump down the voltage
that is integrated onto the loop filter, which in turn increases or
decreases the VCO output frequency. If the N divider phase lags
the R divider phase, a net up current pulse is produced that
increases the VCO frequency (and thus the phase). If the N
divider phase leads the R divider edge, then a net down pulse is
produced to reduce the VCO frequency and phase. Figure 23 is
a simplified schematic of the PFD and charge pump. The charge
pump is made up of an array of 64 identical cells, each of which
is fully differential. All 64 cells are active during fast lock, but
only one is active during normal operation. Because a single-
ended control voltage is required to tune the VCO, an on-chip,
differential-to-single-ended amplifier is provided for this purpose.
In addition, because the phase-lock loop only controls the
differential voltage generated across the charge pump outputs,
an internal common-mode feedback (CMFB) loop biases the
charge pump outputs at a common-mode voltage of approximately
2 V.
05328-019
CLR
Q
D
R DIVIDER
N DIVIDER
CHARGE
PUMP
ARRAY
[64:1]
CMFB
EN[64:1]
CLR
Q
D
CPOUT+
CPOUT–
Figure 23. PFD and Differential Charge Pump Simplified Schematic
Differential Charge Pump
The charge pump cell (see Figure 24) has a fully differential
design for best up-to-down current matching. Good matching
is essential to minimize the phase offset created when switching
the charge pump current from its high value (in fast lock mode)
to its nominal value (in normal mode).
To pump up, the up switches are on and PMOS current is
sourced out through CPOUT+; this increases the voltage on the
external loop filter capacitors connected to CPOUT+. Similarly,
the NMOS current sink on CPOUT decreases the voltage on the
external loop filter capacitors connected to CPOUT. Therefore,
the differential voltage between CPOUT+ and CPOUT increases.
To pump down, PMOS current sources out through CPOUT and
NMOS current sinks in through CPOUT+, which decreases the
(CPOUT+, CPOUT) differential voltage. The charge pump up/
down matching is improved by an order of magnitude over the
conventional single-ended charge pump that depended on the
matching of two different device types. The up/down matching
in this structure depends on how a PMOS matches a PMOS and
an NMOS matches an NMOS.
05328-035
VBIAS P
P
N
UP
DOWN
UP
VBIAS N
CPOUT+
CPOUT–
Figure 24. Differential Charge Pump Cell with External Loop Filter Components
Fast Lock Timeout Counters
Timeout counters, clocked at one quarter the PFD reference
frequency, are provided to precisely control the fast locking
operation (see Figure 25). Whenever a new frequency is
programmed, the fast lock timers start and the PLL locks into
wide BW mode with the 64 identical 100 A charge pump cells
active (6.4 mA total). When the ICP counter times out, the
charge pump current is reduced to 1× by deselecting cells in
binary steps over the next six timer clock cycles, until just one
100 A cell is active. The charge pump current switching from
6.4 mA to 100 A equates to an 8-to-1 change in loop bandwidth.
The loop filter must be changed to ensure stability when this
happens. That is the job of the SW1, SW2, and SW3 switches. The
application circuit (shown in Figure 36) shows how they can be
used to reconfigure the loop filter time constants. The application
circuits close to short out external loop filter resistors during fast
lock and open when their counters time out to restore the filter
time constants to their normal values for the 100 A charge
pump current. Because it takes six timer clock cycles to reduce
the charge pump current to 1×, it is recommended that both
switch timers be programmed to the value of the ICP timer + 7.
05328-
036
SW1/SW2
TIMEOUT
COUNTER
SW3
TIMEOUT
COUNTER
ICP
TIMEOUT
COUNTER
EN[64:1]
÷4
START
FPFD
SW3
AOUT
SW2
SWGND
SW1
WRITE
TO R0
CHARGE PUMP
ENABLE LOGIC
Figure 25. Fast Lock Timeout Counters
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V110A8H200BL3 | CONVERTER MOD DC/DC 8V 200W |
| V110A8H200BG | CONVERTER MOD DC/DC 8V 200W |
| VI-B7W-MY-F4 | CONVERTER MOD DC/DC 5.5V 50W |
| VI-B7W-MY-F3 | CONVERTER MOD DC/DC 5.5V 50W |
| MS27472E24F29S | CONN RCPT 29POS WALL MT W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADF4196 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Phase Noise, Fast Settling, 6 GHz |
| ADF4196BCPZ | 制造商:Analog Devices 功能描述:IC PLL SYNTHESIZER 32LFCSP 制造商:Analog Devices 功能描述:IC, PLL SYNTHESIZER, 32LFCSP |
| ADF4196BCPZ-RL7 | 制造商:Analog Devices 功能描述: |
| ADF4206 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual RF PLL Frequency Synthesizers |
| ADF4206BRU | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual 16-Pin TSSOP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。