- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1989 > ADF4106SCPZ-EP (Analog Devices Inc)IC PLL FREQ SYNTHESIZER 20LFCSP PDF資料下載
參數(shù)資料
| 型號： | ADF4106SCPZ-EP |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 9/12頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PLL FREQ SYNTHESIZER 20LFCSP |
| 標準包裝： | 1 |
| 類型： | 頻率合成器 |
| PLL： | 是 |
| 輸入： | CMOS，TTL |
| 輸出： | 時鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:1 |
| 差分 - 輸入:輸出： | 是/無 |
| 頻率 - 最大： | 6GHz |
| 除法器/乘法器： | 無/無 |
| 電源電壓： | 2.7 V ~ 3.3 V |
| 工作溫度： | -55°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-VFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 20-LFCSP-VQ |
| 包裝： | 托盤 |
ADF4106-EP
Data Sheet
Rev. B | Page 6 of 12
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
RSET
CP
CPGND
AGND
1
2
3
4
5
6
7
8
RFINB
RFINA
AVDD
REFIN
MUXOUT
LE
DATA
CLK
CE
DGND
16
15
14
13
12
11
10
9
VP
DVDD
TOP VIEW
(Not to Scale)
ADF4106-EP
NOTES:
1. TRANSISTOR COUNT 6425 (CMOS),
303 (BIPOLAR).
09272-
003
Figure 3. 16-Lead TSSOP Pin Configuration
15 MUXOUT
14 LE
13 DATA
12 CLK
CPGND 1
AGND 2
AGND 3
20
CP
11 CE
6
7
8
DG
ND
9
DG
ND
10
19
18
17
16
RFINB 4
RFINA 5
R
SET
V
P
DV
DD
DV
DD
PIN 1
INDICATOR
TOP VIEW
(Not to Scale)
ADF4106-EP
AV
DD
AV
DD
RE
F
IN
NOTES
1. TRANSISTOR COUNT 6425 (CMOS),
303 (BIPOLAR).
2. THE EXPOSED PAD MUST BE
CONNECTED TO AGND.
09272-
004
Figure 4. 20-Lead LFCSP Pin Configuration
Table 4. Pin Function Descriptions
Pin No.
TSSOP
Pin No.
LFCSP
Mnemonic
Description
1
19
R
SET
Connecting a resistor between this pin and CPGND sets the maximum charge pump output current. The
nominal voltage potential at the R
SET pin is 0.66 V. The relationship between ICP and RSET is
SET
MAX
CP
R
I
5
.
25
=
So, with R
SET = 5.1 k, ICP MAX = 5 mA.
2
20
CP
Charge Pump Output. When enabled, this provides ±I
CP to the external loop filter, which in turn drives
the external VCO.
3
1
CPGND
Charge Pump Ground. This is the ground return path for the charge pump.
4
2, 3
AGND
Analog Ground. This is the ground return path of the prescaler.
5
4
RF
INB
Complementary Input to the RF Prescaler. This point must be decoupled to the ground plane with a
small bypass capacitor, typically 100 pF.
6
5
RF
INA
Input to the RF Prescaler. This small signal input is ac-coupled to the external VCO.
7
6, 7
AV
DD
Analog Power Supply. This can range from 2.7 V to 3.3 V. Decoupling capacitors to the analog ground
plane should be placed as close as possible to this pin. AV
DD must be the same value as DVDD.
8
REF
IN
Reference Input. This is a CMOS input with a nominal threshold of V
DD/2 and a dc equivalent input
resistance of 100 k. This input can be driven from a TTL or CMOS crystal oscillator or it can be ac-coupled.
9
9, 10
DGND
Digital Ground.
10
11
CE
Chip Enable. A logic low on this pin powers down the device and puts the charge pump output into
three-state mode. Taking the pin high powers up the device, depending on the status of the power-
down bit, F2.
11
12
CLK
Serial Clock Input. This serial clock is used to clock in the serial data to the registers. The data is latched
into the 24-bit shift register on the CLK rising edge. This input is a high impedance CMOS input.
12
13
DATA
Serial Data Input. The serial data is loaded MSB first with the two LSBs being the control bits. This input
is a high impedance CMOS input.
13
14
LE
Load Enable, CMOS Input. When LE goes high, the data stored in the shift registers is loaded into one of
the four latches with the latch being selected using the control bits.
14
15
MUXOUT
This multiplexer output allows either the lock detect, the scaled RF, or the scaled reference frequency to
be accessed externally.
15
16, 17
DV
DD
Digital Power Supply. This can range from 2.7 V to 3.3 V. Decoupling capacitors to the digital ground
plane should be placed as close as possible to this pin. DV
DD must be the same value as AVDD.
16
18
V
P
Charge Pump Power Supply. This should be greater than or equal to V
DD. In systems where VDD is 3 V, it
can be set to 5.5 V and used to drive a VCO with a tuning range of up to 5 V.
EP
Exposed Pad. The exposed pad must be connected to AGND.
相關PDF資料 |
PDF描述 |
|---|---|
| ADF4107BCPZ | IC PLL FREQ SYNTHESIZER 20LFCSP |
| ADF4108BCPZ | IC PLL FREQUENCY SYNTH 20-LFCSP |
| ADF4113BRU | IC SYNTH PLL RF 4.0GHZ 16-TSSOP |
| ADF4113HVBRUZ-RL7 | IC CHARGE PUMP HV SYNTH 16-TSSOP |
| ADF4117BRU | IC PLL FREQ SYNTHESIZER 16-TSSOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADF4106SCPZ-EP-R7 | 功能描述:IC PLL FREQ SYNTHESIZER 20LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應商設備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
| ADF4106SP1BRU-RL7 | 制造商:Analog Devices 功能描述: |
| ADF4106SRU-EP | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single Up to 325MHz 16-Pin TSSOP 制造商:Analog Devices 功能描述:6GHZ PLL SYNTHESIZER - Rail/Tube 制造商:Analog Devices 功能描述:IC PLL FREQ SYNTHESIZER 16TSSOP 制造商:Analog Devices Inc. 功能描述:Phase Locked Loops - PLL 6GHZ PLL SYNTHESIZER |
| ADF4106SRU-EP-R7 | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single Up to 325MHz 16-Pin TSSOP T/R 制造商:Analog Devices 功能描述:6GHZ PLL SYNTHESIZER - Tape and Reel 制造商:Analog Devices 功能描述:IC PLL FREQ SYNTHESIZER 16TSSOP 制造商:Analog Devices Inc. 功能描述:Phase Locked Loops - PLL 6GHZ PLL SYNTHESIZER |
| ADF4106SRUZ-EP | 功能描述:IC PLL FREQ SYNTHESIZER 16TSSOP 制造商:analog devices inc. 系列:* 零件狀態(tài):在售 標準包裝:96 |
發(fā)布緊急采購，3分鐘左右您將得到回復。