- 您現(xiàn)在的位置：買賣IC網 > PDF目錄9112 > ADF4106BRUZ-RL (Analog Devices Inc)IC PLL FREQ SYNTHESIZER 16TSSOP PDF資料下載
參數(shù)資料
| 型號： | ADF4106BRUZ-RL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 13/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PLL FREQ SYNTHESIZER 16TSSOP |
| 標準包裝： | 2,500 |
| 類型： | 時鐘/頻率合成器，RF |
| PLL： | 是 |
| 輸入： | CMOS，TTL |
| 輸出： | 時鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:1 |
| 差分 - 輸入:輸出： | 是/無 |
| 頻率 - 最大： | 6GHz |
| 除法器/乘法器： | 無/無 |
| 電源電壓： | 2.7 V ~ 3.3 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應商設備封裝： | 16-TSSOP |
| 包裝： | 帶卷 (TR) |
| 配用： | EVAL-ADF4106EBZ1-ND - BOARD EVAL FOR ADF4106 |
ADF4106
Data Sheet
Rev. E | Page 20 of 24
INTERFACING
The ADF4106 has a simple SPI-compatible serial interface for
writing to the device. CLK, DATA, and LE control the data
transfer. When LE goes high, the 24 bits clocked into the input
register on each rising edge of CLK are transferred to the
appropriate latch. See Figure 2 for the timing diagram and
Table 5 for the latch truth table.
The maximum allowable serial clock rate is 20 MHz. This
means that the maximum update rate for the device is 833 kHz,
or one update every 1.2 s. This is certainly more than adequate
for systems that have typical lock times in hundreds of
microseconds.
ADuC812 Interface
Figure 23 shows the interface between the ADF4106 and the
ADuC812 MicroConverter. Since the ADuC812 is based on an
8051 core, this interface can be used with any 8051-based
microcontroller. The MicroConverter is set up for SPI master
mode with CPHA = 0. To initiate the operation, the I/O port
driving LE is brought low. Each latch of the ADF4106 needs a
24-bit word. This is accomplished by writing three 8-bit bytes
from the MicroConverter to the device. When the third byte
is written, the LE input should be brought high to complete
the transfer.
On first applying power to the ADF4106, it needs four writes
(one each to the initialization latch, function latch, R counter
latch, and N counter latch) for the output to become active.
I/O port lines on the ADuC812 are also used to control
power-down (CE input) and to detect lock (MUXOUT
configured as lock detect and polled by the port input).
When operating in the mode described, the maximum
SCLOCK rate of the ADuC812 is 4 MHz. This means that
the maximum rate at which the output frequency can be
changed is 166 kHz.
CLK
DATA
LE
CE
MUXOUT
(LOCK DETECT)
MOSI
ADF4106
SCLOCK
I/O PORTS
ADuC812
02720-028
Figure 23. ADuC812-to-ADF4106 Interface
ADSP2181 Interface
Figure 24 shows the interface between the ADF4106 and the
ADSP21xx digital signal processor (DSP). The ADF4106
needs a 24-bit serial word for each latch write. The easiest way
to accomplish this using the ADSP21xx family is to use the
autobuffered transmit mode of operation with alternate
framing. This provides a means for transmitting an entire block
of serial data before an interrupt is generated. Set up the word
length for 8 bits and use three memory locations for each 24-bit
word. To program each 24-bit latch, store the three 8-bit bytes,
enable the autobuffered mode, and write to the transmit register
of the DSP. This last operation initiates the autobuffer transfer.
CLK
DATA
LE
CE
MUXOUT
(LOCK DETECT)
MOSI
ADF4106
SCLOCK
I/O FLAGS
ADSP-21xx
TFS
02720-029
Figure 24. ADSP-21xx-to-ADF4106 Interface
PCB DESIGN GUIDELINES FOR CHIP SCALE
PACKAGE
The lands on the LFCSP (CP-20) are rectangular. The printed
circuit board (PCB) pad for these should be 0.1 mm longer than
the package land length and 0.05 mm wider than the package
land width. The land should be centered on the pad. This
ensures that the solder joint size is maximized. The bottom of
the LFCSP has a central thermal pad.
The thermal pad on the PCB should be at least as large as this
exposed pad. On the PCB, there should be a clearance of at least
0.25 mm between the thermal pad and the inner edges of the
pad pattern. This ensures that shorting is avoided.
Thermal vias may be used on the PCB thermal pad to improve
thermal performance of the package. If vias are used, they
should be incorporated in the thermal pad at 1.2 mm pitch grid.
The via diameter should be between 0.3 mm and 0.33 mm, and
the via barrel should be plated with 1 oz. copper to plug the via.
The user should connect the PCB thermal pad to AGND.
相關PDF資料 |
PDF描述 |
|---|---|
| M83723/74W20287 | CONN RCPT 28POS JAM NUT W/PINS |
| ADF4007BCPZ-RL | IC DIVIDER/PLL SYNTHESZR 20LFCSP |
| ADF4001BRU-REEL7 | IC CLOCK GEN PLL 16-TSSOP |
| CS2300CP-CZZR | IC CLK MULT CTRL PT LCO 10-MSOP |
| VE-2TL-IV | CONVERTER MOD DC/DC 28V 150W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADF4106SCPZ-EP | 功能描述:IC PLL FREQ SYNTHESIZER 20LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 時鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS，LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應商設備封裝:32-TQFP（7x7） 包裝:帶卷 (TR) |
| ADF4106SCPZ-EP-R7 | 功能描述:IC PLL FREQ SYNTHESIZER 20LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應商設備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
| ADF4106SP1BRU-RL7 | 制造商:Analog Devices 功能描述: |
| ADF4106SRU-EP | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single Up to 325MHz 16-Pin TSSOP 制造商:Analog Devices 功能描述:6GHZ PLL SYNTHESIZER - Rail/Tube 制造商:Analog Devices 功能描述:IC PLL FREQ SYNTHESIZER 16TSSOP 制造商:Analog Devices Inc. 功能描述:Phase Locked Loops - PLL 6GHZ PLL SYNTHESIZER |
| ADF4106SRU-EP-R7 | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single Up to 325MHz 16-Pin TSSOP T/R 制造商:Analog Devices 功能描述:6GHZ PLL SYNTHESIZER - Tape and Reel 制造商:Analog Devices 功能描述:IC PLL FREQ SYNTHESIZER 16TSSOP 制造商:Analog Devices Inc. 功能描述:Phase Locked Loops - PLL 6GHZ PLL SYNTHESIZER |
發(fā)布緊急采購，3分鐘左右您將得到回復。