![](http://datasheet.mmic.net.cn/310000/ADE7754_datasheet_16240613/ADE7754_3.png)
REV. PrG 01/03
PRELIMINARY TECHNICAL DATA
–3–
ADE7754
ADE7754 TIMING CHARACTERISTICS
1,2
Parameter
Units
Test Conditions/Comments
Write timing
t
1
t
2
t
3
t
4
t
5
t
6
t
7
t
8
Read timing
t
95
50
50
50
10
5
400
50
100
ns (min)
ns (min)
ns (min)
ns (min)
ns (min)
ns (min)
ns (min)
ns (min)
CS
falling edge to first SCLK falling edge
SCLK logic high pulse width
SCLK logic low pulse width
Valid Data Set up time before falling edge of SCLK
Data Hold time after SCLK falling edge
Minimum time between the end of data byte transfers.
Minimum time between byte transfers during a serial write.
CS
Hold time after SCLK falling edge.
4
μ
s (min)
Minimum time between read command (i.e. a write to Communication
Register) and data read.
Minimum time between data byte transfers during a multibyte read.
Data access time after SCLK rising edge following a write to the
Communications Register
Bus relinquish time after falling edge of SCLK.
t
t
10
50
30
ns (min)
ns (min)
t
124
100
10
100
10
ns (max)
ns (min)
ns (max)
ns (min)
t
134
Bus relinquish time after rising edge of
CS
.
Serial Read Timing
Serial Write Timing
CS
SCLK
DIN
A4 A3 A2
A1 A0
DB7
Most Significant Byte
t
1
t
2
t
3
t
4
t
5
t
8
1
DB0
DB7
DB0
t
6
Least Significant Byte
t
7
t
7
0
Command Byte
A5
CS
SCLK
DIN
A4 A3 A2
A1 A0
t
1
t
11
t
12
t
9
DB7
DOUT
t
13
DB0
DB0
DB7
t
10
t
14
Most Significant
Byte
Least Significant
Byte
0
0
Command
Byte
A5
(AV
DD
= DV
DD
= 5V ± 5%, AGND = DGND = 0V, On-Chip Reference,
CLKIN = 10MHz XTAL, TMIN to TMAX = -40°C to +85°C)
Figure 1 - Load Circuit for Timing Specifications
200 μA
1.6 mA
I
OH
I
OL
C
L
50pF
TO
OUTPUT
PIN
+2.1V
NOTES
1
Sample tested during initial release and after any redesign or process change that may
affect this parameter. All input signals are specified with tr = tf = 5ns (10% to 90%)
and timed from a voltage level of 1.6V.
2
See timing diagram below and Serial Interface section of this data sheet.
3
Measured with the load circuit in Figure 1 and defined as the time required for the
output to cross 0.8V or 2.4V.
4
Derived from the measured time taken by the data outputs to change 0.5V when
loaded with the circuit in Figure 1. The measured number is then extrapolated back
to remove the effects of charging or discharging the 50pF capacitor. This means that
the time quoted in the timing characteristics is the true bus relinquish time of the
part and is independent of the bus loading.
5
Minimum time between read command and data read for all registers
except WAVFORM register. For WAVFORM register t
9
=500ns min