- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366332 > ADD8608A8A-75B (ADATA Technology Co., Ltd.) Double Data Rate SDRAM PDF資料下載
參數(shù)資料
| 型號： | ADD8608A8A-75B |
| 廠商： | ADATA Technology Co., Ltd. |
| 英文描述： | Double Data Rate SDRAM |
| 中文描述： | 雙倍數(shù)據(jù)速率SDRAM |
| 文件頁數(shù)： | 3/9頁 |
| 文件大?。?/td> | 549K |
| 代理商： | ADD8608A8A-75B |
A-Data
ADD8608A8A
Pin Description
PIN
NAME
FUNCTION
CK, /CK
System Clock
Differential clock input.
CKE
Clock Enable
Masks system clock to freeze operation from the next clock cycle. CKE
should be enabled at least on cycle prior new command. Disable input
buffers for power down in standby
/CS
Chip Select
Disables or Enables device operation by masking or enabling all input
except CK, CKE and DQ
A0~A12
Address
Row / Column address are multiplexed on the same pins.
Row address : A0~A12
Column address : A0~A9
BS0~BS1 Banks Select
Selects bank to be activated during row address latch time.
Selects bank for read / write during column address latch time.
DQ0~DQ7 Data
Data inputs / outputs are multiplexed on the same pins.
/RAS
Row Address Strobe
Latches row addresses on the positive edge of the CLK with /RAS low
/CAS
Column Address Strobe
Latches Column addresses on the positive edge of the CLK with /CAS
low
/WE
Write Enable
Enables write operation and row recharge.
VDD/VSS Power Supply/Ground
Power and Ground for the input buffers and the core logic.
V
DDQ
/V
SSQ
Data Output Power/Ground
Power supply for output buffers.
VREF
Reference Voltage
Reference voltage for inputs for SSTL interface.
NC
No Connection
This pin is recommended to be left No Connection on the device.
Block Diagram
CK
CKE
Clock
Generator
Address
/CS
/RAS
/CAS
/WE
DQM
Mode
Register
C
C
R
Address
Buffer
&
Refresh
Counter
Column
Address
Buffer
&
Refresh
Counter
Bank0
Bank2
Bank1
Bank3
Amplifier
Column Decoder
Data Control Circuit
D
DQ0~DQ7
DQS
Rev 2 April, 2002
3
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADD8608A8A-75BA | Double Data Rate SDRAM |
| ADD8616A8A | DOUBLE DATA RATE SDRAM |
| ADD8616A8A-75BA | DOUBLE DATA RATE SDRAM |
| ADE-10MH | RECEPT |
| ADE-18W | Level 7 (LO Power +7 dBm) 1750 to 3500 MHz Frequency Mixer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADD8608A8A-75BA | 制造商:A-DATA 制造商全稱:A-DATA 功能描述:Double Data Rate SDRAM |
| ADD8616A8A | 制造商:A-DATA 制造商全稱:A-DATA 功能描述:DOUBLE DATA RATE SDRAM |
| ADD8616A8A-75BA | 制造商:A-DATA 制造商全稱:A-DATA 功能描述:DOUBLE DATA RATE SDRAM |
| ADD8701 | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Channel Gamma Buffers with VCOM Buffer |
| ADD8701ACP | 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Channel Gamma Buffers with VCOM Buffer |
發(fā)布緊急采購，3分鐘左右您將得到回復。