- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373976 > ADCMP562BRQ (ANALOG DEVICES INC) Dual High Speed PECL Comparators PDF資料下載
參數(shù)資料
| 型號： | ADCMP562BRQ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 運動控制電子 |
| 英文描述： | Dual High Speed PECL Comparators |
| 中文描述： | COMPARATOR, 10000 uV OFFSET-MAX, PDSO20 |
| 封裝： | MO-137AD, QSOP-20 |
| 文件頁數(shù)： | 11/16頁 |
| 文件大?。?/td> | 335K |
| 代理商： | ADCMP562BRQ |
ADCMP561/ADCMP562
APPLICATION INFORMATION
The ADCMP561/ADCMP562 comparators are very high speed
devices. Consequently, high speed design techniques must be
employed to achieve the best performance. The most critical
aspect of any ADCMP561/ADCMP562 design is the use of a
low impedance ground plane. A ground plane, as part of a
multilayer board, is recommended for proper high speed
performance. Using a continuous conductive plane over the
surface of the circuit board can create this, allowing breaks in
the plane only for necessary signal paths. The ground plane
provides a low inductance ground, eliminating any potential
differences at different ground points throughout the circuit
board caused by ground bounce. A proper ground plane also
minimizes the effects of stray capacitance on the circuit board.
Rev. A | Page 11 of 16
It is also important to provide bypass capacitors for the power
supply in a high speed application. A 1 μF electrolytic bypass
capacitor should be placed within 0.5 inches of each power
supply pin to ground. These capacitors reduce any potential
voltage ripples from the power supply. In addition, a 10 nF
ceramic capacitor should be placed as close as possible from the
power supply pins on the ADCMP561/ADCMP562 to ground.
These capacitors act as a charge reservoir for the device during
high frequency switching.
The LATCH ENABLE input is active low (latched). If the
latching function is not used, the LATCH ENABLE input may
be left open or may be attached to V
DD
(V
DD
is a PECL logic
high). The complementary input, LATCH ENABLE, may be left
open or may be tied to V
DD
2.0 V. Leaving the latch inputs
unconnected or providing the proper voltages disables the
latching function.
Occasionally, one of the two comparator stages within the
ADCMP561/ADCMP562 is not used. The inputs of the unused
comparator should not be allowed to float. The high internal
gain may cause the output to oscillate (possibly affecting the
comparator that is being used) unless the output is forced into a
fixed state. This is easily accomplished by ensuring that the two
inputs are at least one diode drop apart, while also appropriately
connecting the LATCH ENABLE and LATCH ENABLE inputs
as described previously.
The best performance is achieved with the use of proper PECL
terminations. The open emitter outputs of the ADCMP561/
ADCMP562 are designed to be terminated through 50
resistors to V
DD
2.0 V, or any other equivalent PECL termin-
ation. If high speed PECL signals must be routed more than a
centimeter, microstrip or stripline techniques may be required
to ensure proper transition times and prevent output ringing.
CLOCK TIMING RECOVERY
Comparators are often used in digital systems to recover clock
timing signals. High speed square waves transmitted over a
distance, even tens of centimeters, can become distorted due to
stray capacitance and inductance. Poor layout or improper
termination can also cause reflections on the transmission line,
further distorting the signal waveform. A high speed
comparator can be used to recover the distorted waveform
while maintaining a minimum of delay.
OPTIMIZING HIGH SPEED PERFORMANCE
As with any high speed comparator amplifier, proper design and
layout techniques should be used to ensure optimal perform-
ance from the ADCMP561/ADCMP562. The performance
limits of high speed circuitry can be a result of stray capaci-
tance, improper ground impedance, or other layout issues.
Minimizing resistance from source to the input is an important
consideration in maximizing the high speed operation of the
ADCMP561/ADCMP562. Source resistance in combination
with equivalent input capacitance could cause a lagged response
at the input, thus delaying the output. The input capacitance of
the ADCMP561/ADCMP562, in combination with stray
capacitance from an input pin to ground, could result in several
picofarads of equivalent capacitance. A combination of 3 k
source resistance and 5 pF of input capacitance yields a time
constant of 15 ns, which is significantly slower than the 750 ps
capability of the ADCMP561/ADCMP562. Source impedances
should be significantly less than 100 for best performance.
Sockets should be avoided due to stray capacitance and induc-
tance. If proper high speed techniques are used, the devices
should be free from oscillation when the comparator input
signal passes through the switching threshold.
COMPARATOR PROPAGATION DELAY
DISPERSION
The ADCMP561/ADCMP562 have been specifically designed
to reduce propagation delay dispersion over an input overdrive
range of 100 mV to 1.5 V. Propagation delay overdrive
dispersion is the change in propagation delay that results from a
change in the degree of overdrive (how far the switching point
is exceeded by the input). The overall result is a higher degree of
timing accuracy because the ADCMP561/ADCMP562 are far
less sensitive to input variations than most comparator designs.
相關PDF資料 |
PDF描述 |
|---|---|
| ADCMP563 | Dual High Speed ECL Comparators |
| ADCMP563BRQ | Dual High Speed ECL Comparators |
| ADCMP564 | Dual High Speed ECL Comparators |
| ADCMP564BRQ | Dual High Speed ECL Comparators |
| ADCMP566 | Dual Ultrafast Voltage Comparator |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADCMP562BRQZ | 功能描述:IC COMPARATOR PECL DUAL 20-QSOP RoHS:是 類別:集成電路 (IC) >> 線性 - 比較器 系列:- 標準包裝:1 系列:- 類型:通用 元件數(shù):1 輸出類型:CMOS，開路集電極，TTL 電壓 - 電源，單路/雙路(±):2.7 V ~ 5.5 V 電壓 - 輸入偏移（最小值）:7mV @ 5V 電流 - 輸入偏壓（最小值）:0.25µA @ 5V 電流 - 輸出（標準）:84mA @ 5V 電流 - 靜態(tài)（最大值）:120µA CMRR, PSRR（標準）:- 傳輸延遲（最大）:600ns 磁滯:- 工作溫度:-40°C ~ 85°C 封裝/外殼:SC-74A，SOT-753 安裝類型:表面貼裝 包裝:剪切帶 (CT) 產(chǎn)品目錄頁面:1268 (CN2011-ZH PDF) 其它名稱:*LMV331M5*LMV331M5/NOPBLMV331M5CT |
| ADCMP562BRQZ-RL7 | 功能描述:IC COMPARATOR PECL DUAL 20QSOP RoHS:是 類別:集成電路 (IC) >> 線性 - 比較器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 類型:通用 元件數(shù):1 輸出類型:CMOS，推挽式，滿擺幅，TTL 電壓 - 電源，單路/雙路(±):2.5 V ~ 5.5 V，±1.25 V ~ 2.75 V 電壓 - 輸入偏移（最小值）:5mV @ 5.5V 電流 - 輸入偏壓（最小值）:1pA @ 5.5V 電流 - 輸出（標準）:- 電流 - 靜態(tài)（最大值）:24µA CMRR, PSRR（標準）:80dB CMRR，80dB PSRR 傳輸延遲（最大）:450ns 磁滯:±3mV 工作溫度:-40°C ~ 85°C 封裝/外殼:6-WFBGA，CSPBGA 安裝類型:表面貼裝 包裝:管件 其它名稱:Q3554586 |
| ADCMP563 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual High Speed ECL Comparators |
| ADCMP563_05 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual, High Speed ECL Comparators |
| ADCMP563BCP-R2 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。