- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382831 > ADC1412D080HN (NXP Semiconductors N.V.) Dual 14-bit ADC 80 Msps CMOS or LVDS DDR digital outputs PDF資料下載
參數(shù)資料
| 型號： | ADC1412D080HN |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 外設(shè)及接口 |
| 英文描述： | Dual 14-bit ADC 80 Msps CMOS or LVDS DDR digital outputs |
| 封裝： | ADC1412D080HN/C1<SOT804-3|<<<1<Always Pb-free,;ADC1412D080HN/C1<SOT804-3|<<<1<Always Pb-free,; |
| 文件頁數(shù)： | 25/43頁 |
| 文件大?。?/td> | 1347K |
| 代理商： | ADC1412D080HN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
ADC1412D_SER
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 4 — 4 March 2011
25 of 43
NXP Semiconductors
ADC1412D series
Dual 14-bit ADC: CMOS or LVDS DDR digital outputs
11.4.2
Equivalent input circuit
The equivalent circuit of the input clock buffer is shown in
Figure 28
. The common-mode
voltage of the differential input stage is set via internal 5 k
resistors.
Single-ended or differential clock inputs can be selected via the SPI interface (see
Table 22
). If single-ended is enabled, the input pin (CLKM or CLKP) is selected via control
bit SE_SEL.
If single-ended is implemented without setting bit SE_SEL to the appropriate value, the
unused pin should be connected to ground via a capacitor.
11.4.3
Duty cycle stabilizer
The duty cycle stabilizer can improve the overall performance of the ADC by
compensating the duty cycle of the input clock signal. When the duty cycle stabilizer is
active (bit DCS_EN = logic 1; see
Table 22
), the circuit can handle signals with duty cycles
of between 30 % and 70 % (typical). When the duty cycle stabilizer is disabled
(DCS_EN = logic 0), the input clock signal should have a duty cycle of between 45 % and
55 %.
11.4.4
Clock input divider
The ADC1412D contains an input clock divider that divides the incoming clock by a factor
of 2 (when bit CLKDIV = logic 1; see
Table 22
). This feature allows the user to deliver a
higher clock frequency with better jitter performance, leading to a better SNR result once
acquisition has been performed.
V
cm(clk)
= common-mode voltage of the differential input stage
Fig 28. Equivalent input circuit
CLKP
CLKM
005aaa056
Package
ESD
Parasitics
5 k
Ω
5 k
Ω
V
cm(clk)
SE_SEL
SE_SEL
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADC1412D105HN | Dual 14-bit ADC 105 Msps CMOS or LVDS DDR digital outputs |
| ADC1412D125HN | Dual 14-bit ADC 125 Msps CMOS or LVDS DDR digital outputs |
| ADC1413D065HN | Dual 14 bits ADC; 65 Msps; serial JESD204A |
| ADC1413D065HN | Dual 14 bits ADC; 65 Msps; serial JESD204A |
| ADC1413D080HN | Dual 14 bits ADC; 80 Msps; serial JESD204A |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADC1412D080HN/C1,5 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 14bit 72dB 125MSPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC1412D080HN-C1 | 制造商:Integrated Device Technology Inc 功能描述:HVQFN40 - Bulk |
| ADC1412D080HN-C18 | 制造商:Integrated Device Technology Inc 功能描述:HVQFN40 - Tape and Reel |
| ADC1412D105F1/DB,598 | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 ADC DEMO BOARD RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。