參數(shù)資料
型號(hào)： ADC1412D065HN
廠商： NXP Semiconductors N.V.
元件分類： 外設(shè)及接口
英文描述： Dual 14-bit ADC 65 Msps CMOS or LVDS DDR digital outputs
封裝： ADC1412D065HN/C1<SOT804-3|<<<1<Always Pb-free,;ADC1412D065HN/C1<SOT804-3|<<<1<Always Pb-free,;
文件頁(yè)數(shù)： 28/43頁(yè)
文件大小： 1347K
代理商： ADC1412D065HN
ADC1412D_SER
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 4 — 4 March 2011
28 of 43
NXP Semiconductors
ADC1412D series
Dual 14-bit ADC: CMOS or LVDS DDR digital outputs
Table 14.
LVDS_INT_TER[2:0]
000
001
010
011
100
101
110
111
11.5.3
DAta Valid (DAV) output clock
A DAta Valid (DAV) output clock signal is provided that can be used to capture the data
delivered by the ADC1412D. Detailed timing diagrams for CMOS and LVDS DDR modes
are provided in
Figure 4
and
Figure 5
respectively. In LVDS DDR mode, it is highly
recommended to shift ahead the DAV by 1 ns (bits DAVPHASE[2:0] = 0b100;
see
Table 25
).
11.5.4
OuT-of-Range (OTR)
An out-of-range signal is provided on pin OTRA for ADC channel A and on pin OTRB for
ADC channel B. The latency of OTRA/B is fourteen clock cycles. The OTR response can
be speeded up by enabling Fast OTR (bit FASTOTR = logic 1; see
Table 30
). In this
mode, the latency of OTRA/B is reduced to only four clock cycles (separately for each
ADC channel). The Fast OTR detection threshold (below full-scale) can be programmed
via bits FASTOTR_DET[2:0].
Table 15.
FASTOTR_DET[2:0]
000
001
010
011
100
101
110
111
11.5.5
Digital offset
By default, the ADC1412D delivers output code that corresponds to the analog input.
However, it is possible to add a digital offset to the output code via the SPI (bits
DIG_OFFSET[5:0]; see
Table 26
).
LVDS DDR output register 2
Resistor value (
)
no internal termination
300
180
110
150
10
81
60
Fast OTR register
Detection level (dB)
20.56
16.12
11.02
7.82
5.49
3.66
2.14
0.86
相關(guān)PDF資料
PDF描述
ADC1412D065HN Dual 14-bit ADC 65 Msps CMOS or LVDS DDR digital outputs
ADC1412D080HN Dual 14-bit ADC 80 Msps CMOS or LVDS DDR digital outputs
ADC1412D105HN Dual 14-bit ADC 105 Msps CMOS or LVDS DDR digital outputs
ADC1412D125HN Dual 14-bit ADC 125 Msps CMOS or LVDS DDR digital outputs
ADC1413D065HN Dual 14 bits ADC; 65 Msps; serial JESD204A
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADC1412D065HN/C1,5 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 14bit 72dB 125MSPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ADC1412D065HN/C1/5 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 14bit 72dB 125MSPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ADC1412D065HN-C1 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ADC1412D065HN-C18 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*