- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382831 > ADC1412D065HN (NXP Semiconductors N.V.) Dual 14-bit ADC 65 Msps CMOS or LVDS DDR digital outputs PDF資料下載
參數(shù)資料
| 型號： | ADC1412D065HN |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 外設(shè)及接口 |
| 英文描述： | Dual 14-bit ADC 65 Msps CMOS or LVDS DDR digital outputs |
| 封裝： | ADC1412D065HN/C1<SOT804-3|<<<1<Always Pb-free,;ADC1412D065HN/C1<SOT804-3|<<<1<Always Pb-free,; |
| 文件頁數(shù)： | 26/43頁 |
| 文件大?。?/td> | 1347K |
| 代理商： | ADC1412D065HN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當(dāng)前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
ADC1412D_SER
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 4 — 4 March 2011
26 of 43
NXP Semiconductors
ADC1412D series
Dual 14-bit ADC: CMOS or LVDS DDR digital outputs
11.5 Digital outputs
11.5.1
Digital output buffers: CMOS mode
The digital output buffers can be configured as CMOS by setting bit LVDS_CMOS to
logic 0 (see
Table 24
).
Each digital output has a dedicated output buffer. The equivalent circuit of the CMOS
digital output buffer is shown in
Figure 29
. The buffer is powered by a separate
AGND/V
DDO
to ensure 1.8 V to 3.3 V compatibility and is isolated from the ADC core.
Each buffer can be loaded by a maximum of 10 pF.
The output resistance is 50
and is the combination of an internal resistor and the
equivalent output resistance of the buffer. There is no need for an external damping
resistor. The drive strength of both DATA and DAV buffers can be programmed via the SPI
in order to adjust the rise and fall times of the output digital signals (see
Table 31
).
Fig 29. CMOS digital output buffer
VDDO
ESD
Package
Parasitics
AGND
Dx
005aaa057
50 Ω
LOGIC
DRIVER
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADC1412D065HN | Dual 14-bit ADC 65 Msps CMOS or LVDS DDR digital outputs |
| ADC1412D080HN | Dual 14-bit ADC 80 Msps CMOS or LVDS DDR digital outputs |
| ADC1412D105HN | Dual 14-bit ADC 105 Msps CMOS or LVDS DDR digital outputs |
| ADC1412D125HN | Dual 14-bit ADC 125 Msps CMOS or LVDS DDR digital outputs |
| ADC1413D065HN | Dual 14 bits ADC; 65 Msps; serial JESD204A |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADC1412D065HN/C1,5 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 14bit 72dB 125MSPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC1412D065HN/C1/5 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 14bit 72dB 125MSPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC1412D065HN-C1 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC1412D065HN-C18 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。