- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375252 > ADAV400KSTZ (ANALOG DEVICES INC) Audio Codec with Embedded SigmaDSP Processor PDF資料下載
參數(shù)資料
| 型號： | ADAV400KSTZ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 消費家電 |
| 英文描述： | Audio Codec with Embedded SigmaDSP Processor |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PDSO80 |
| 封裝： | 14 X 14 MM, ROHS COMPLIANT, MS-026BEC, LQFP-80 |
| 文件頁數(shù)： | 13/36頁 |
| 文件大?。?/td> | 446K |
| 代理商： | ADAV400KSTZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
ADAV400
THEORY OF OPERATION
The ADAV400 is an enhanced audio processor containing an
Analog Devices SigmaDSP digital processing core. The core can
accept up to four digital stereo channels, typically at 48 kHz, or
three channels, typically at 48 kHz, and one channel at any
sample rate between 5 kHz and 50 kHz. In addition, up to four
stereo analog inputs can be used as the source for the DSP core
using the stereo ADC and a four-stereo input mux.
Rev. 0 | Page 13 of 36
Outputs from the DSP core are available as four stereo digital
outputs and four stereo analog outputs.
The core of the ADAV400 is a 28-bit DSP (56-bit with double
precision) optimized for audio processing. Signal processing
parameters are stored in a 1024-location parameter RAM. The
program RAM can be loaded with a custom program after
power-up. New values are written to the program and parameter
RAM using the I
2
C control port. The values stored in the
parameter RAM control individual signal processing blocks,
such as IIR equalization filters, dynamics processors, audio
delays, and mixer levels. A safeload feature allows transparent
updating of these parameters, eliminating the risk of unwanted
pops or clicks on the outputs.
The ADAV400 has a sophisticated control port that supports
complete read/write capability of all memory locations except
the target/slew RAM and data RAM, which are only accessible
by the DSP core.
The ADAV400 has a very flexible serial data input and output
port that allows for glueless interconnection to a variety of
ADCs, DACs, general-purpose DSPs, S/PDIF receivers, and
sample rate converters. The digital inputs and outputs of the
ADAV400 can be configured in I
2
S, left-justified, right-justified,
or TDM serial port-compatible mode. They can support 16, 20,
or 24 bits in all modes. The ADAV400 accepts serial audio data
in MSB-first and twos complement formats.
The digital core of the ADAV400 operates at 1.8 V, and the
other circuit blocks operate from a 3.3 V power supply. An on-
board regulator allows a single 3.3 V supply for both digital
supplies using the configuration shown in Figure 19.
The ADAV400 is fabricated on a single monolithic integrated
circuit and is housed in an 80-lead LQFP package for operation
over the 0°C to 70°C consumer temperature range.
ANALOG INPUTS
The ADAV400 has four stereo analog inputs. An input
multiplexer is included that enables any of these four stereo
analog inputs to be connected to the ADC. The analog inputs
are current input, see Figure 17 for the suggested input
configuration when the required input level is 2 V rms.
AINLx
20k
20k
47μF
47μF
20k
AINRx
IDAC
0
Figure 17. Analog Input Configuration
SAMPLE RATE CONVERTER BLOCK
The ADAV400 contains a stereo SRC that accepts input sample
rates in the range of 5 kHz to 50 kHz. Any one of the digital
inputs can be selected as the source for the SRC.
Note that the SRC has a filter cutoff frequency of 20 kHz for a
48 kHz sample rate. If a different input sample rate is used, the
cutoff frequency scales accordingly.
PLL BLOCK
The ADAV400 contains a phase-locked loop (PLL) that
generates all of the internal clocks required by the ADAV400.
The master clock frequency can be 64 × f
S
, 128 × f
S
, 256 × f
S
, or
512 × f
S
.
The PLL requires some external components to operate
correctly, as shown in Figure 18. These components form a loop
filter that integrates pulses from a charge pump and produces a
voltage to tune the VCO. Internally the PLL can generate clocks
up to 200 MHz, so it is recommended that a suitable capacitor is
selected.
PLL
BLOCK
AVDD2
PLL_LF
100nF
1nF
2k
0
Figure 18. PLL Loop Filter Components
A 3.3 V analog supply connected to AVDD2 is required to
operate the PLL. Where the supply for AVDD1 is also used for
the PLL, additional filtering is recommended to prevent digital
noise created by the PLL block being coupled to the analog
circuitry powered by the AVDD1 supply.
ANALOG OUTPUTS
The ADAV400 contains four stereo analog outputs typically at
1 V rms. One stereo pair of DACs is connected to integrated
headphone amplifiers HPOUTL and HPOUTR, but is also
available on the AUXL1 and AUXR1 pins.
Note that the outputs of all the DACs are inverted with the
exception of the headphone channel. If required, this can be
changed using the invert library block of the DSP.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADAV400KSTZ-REEL | Audio Codec with Embedded SigmaDSP Processor |
| ADAV803 | Audio Codec for Recordable DVD |
| ADAV803ASTZ | 8-Channel 14-Bit Single-Supply Voltage-Output DAC; Package: LQFP (10x10mm); No of Pins: 52; Temperature Range: Industrial |
| ADAV803ASTZ-REEL | 8-Channel 14-Bit Single-Supply Voltage-Output DAC; Package: LQFP (10x10mm); No of Pins: 52; Temperature Range: Industrial |
| ADC-912A | Microprocessor-Compatible 12-Bit A/D Converter(微處理器兼容12位A/D轉(zhuǎn)換器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADAV400KSTZ-REEL | 制造商:AD 制造商全稱:Analog Devices 功能描述:Audio Codec with Embedded SigmaDSP Processor |
| ADAV4101BSTZ | 制造商:Analog Devices 功能描述:Audio Processor 80-Pin LQFP |
| ADAV4201BSTZ | 制造商:Analog Devices 功能描述:Audio Processor 80-Pin LQFP 制造商:Analog Devices 功能描述:AUD PROCESSOR 80LQFP - Trays |
| ADAV430 | 制造商:Analog Devices 功能描述:AUDIO PROCESSOR - Bulk |
| ADAV4312BSTZ | 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。