參數(shù)資料
型號(hào)： ADAU1701JSTZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 36/53頁(yè)
文件大小： 0K
描述： IC AUDIO PROC 2ADC/4DAC 48-LQFP
設(shè)計(jì)資源： Analog Audio Input, Class-D Output with ADAU1701, SSM2306, and ADP3336 (CN0162)
標(biāo)準(zhǔn)包裝： 1
系列： SigmaDSP®
類型： 音頻處理器
應(yīng)用： 車載，監(jiān)視器，MP3
安裝類型： 表面貼裝
封裝/外殼： 48-LQFP
供應(yīng)商設(shè)備封裝： 48-LQFP（7x7）
包裝： 托盤
產(chǎn)品目錄頁(yè)面： 776 (CN2011-ZH PDF)
配用： EVAL-ADAU1701MINIZ-ND - BOARD EVAL SIGMADSP AUD ADAU1701
ADAU1701
Rev. B | Page 40 of 52
2078 (0x081E)—SERIAL OUTPUT CONTROL REGISTER
Table 47. Serial Output Control Register Bit Map
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
Default
0
OLRP
OBP
M/S
OBF1
OBF0
OLF1
OLF0
FST
TDM
MSB2
MSB1
MSB0
OWL1
OWL0
0x0000
Table 48.
Bit Name
Description
OLRP
OUTPUT_LRCLK Polarity. When this bit is set to 0, the left-channel data is clocked when OUTPUT_LRCLK is
low and the right-channel data is clocked when OUTPUT_LRCLK is high. When this bit is set to 1, the right-
channel data is clocked when OUTPUT_LRCLK is low and the left-channel data is clocked when
OUTPUT_LRCLK is high.
OBP
OUTPUT_BCLK Polarity. This bit controls on which edge of the bit clock the output data is clocked. Data
changes on the falling edge of OUTPUT_BCLK when this bit is set to 0 and on the rising edge when this bit is
set to 1.
M/S
Master/Slave. This bit sets whether the output port is a clock master or slave. The default setting is slave; on
power-up, the OUTPUT_BCLK and OUTPUT_LRCLK pins are set as inputs until this bit is set to 1, at which time
they become clock outputs.
OUTPUT_BCLK Frequency (Master Mode Only). When the output port is being used as a clock master, these
bits set the frequency of the output bit clock, which is divided down from an internal 1024 × fS clock
(49.152 MHz for a fS of 48 kHz).
OBF[1:0]
Setting
00
Internal clock/16
01
Internal clock/8
10
Internal clock/4
OBF[1:0]
11
Internal clock/2
OUTPUT_LRCLK Frequency (Master Mode Only). When the output port is used as a clock master, these bits set
the frequency of the output word clock on the OUTPUT_LRCLK pins, which is divided down from an internal
1024 × fS clock (49.152 MHz for a fS of 48 kHz).
OLF[1:0]
Setting
00
Internal clock/1024
01
Internal clock/512
10
Internal clock/256
OLF[1:0]
11
Reserved
FST
Frame Sync Type. This bit sets the type of signal on the OUTPUT_LRCLK pins. When this bit is set to 0, the
signal is a word clock with a 50% duty cycle; when this bit is set to 1, the signal is a pulse with a duration of
one bit clock at the beginning of the data frame.
TDM
TDM Enable. Setting this bit to 1 changes the output port from four serial stereo outputs to a single
8-channel TDM output stream on the SDATA_OUT0 pin (MP6).
MSB Position. These three bits set the position of the MSB of data with respect to the LRCLK edge. The data
output of the ADAU1701 is always MSB first.
MSB[2:0]
Setting
000
Delay by 1
001
Delay by 0
010
Delay by 8
011
Delay by 12
100
Delay by 16
101
Reserved
MSB[2:0]
111
Reserved
Output Word Length. These bits set the word length of the output data-word. All bits following the LSB are
set to 0.
OWL[1:0]
Setting
00
24 bits
01
20 bits
10
16 bits
OWL[1:0]
11
Reserved
相關(guān)PDF資料
PDF描述
CS8416-CZZ IC RCVR DGTL 192KHZ 28TSSOP COMM
CS8416-CSZ IC RCVR DGTL 192KHZ 28SOIC COMM
AD1895AYRSZ IC CONV SAMPLE RATE ASYNC 28SSOP
ADAU1702JSTZ IC AUDIO PROC 2ADC/4DAC 48-LQFP
CS8406-CSZ IC XMITTER DGTL 192KHZ 28SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADAU1701JSTZ-RL 功能描述:IC AUDIO PROC 2ADC/4DAC 48-LQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱:497-11050-6
ADAU1701MINIBZ 制造商:Analog Devices 功能描述:EVAL BD SIGMADSPMULTICHANAUDIO PROCESSOR - Bulk
ADAU1702 制造商:AD 制造商全稱:Analog Devices 功能描述:SigmaDSP 28-56-Bit Audio Processor with Two ADCs and Four DACs
ADAU1702JSTZ 功能描述:IC AUDIO PROC 2ADC/4DAC 48-LQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱:497-11050-6
ADAU1702JSTZ-RL 功能描述:IC AUDIO PROC 2ADC/4DAC 48-LQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 音頻處理 系列:SigmaDSP® 其它有關(guān)文件:STA321 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:Sound Terminal™ 類型:音頻處理器 應(yīng)用:數(shù)字音頻 安裝類型:表面貼裝 封裝/外殼:64-LQFP 裸露焊盤 供應(yīng)商設(shè)備封裝:64-LQFP EP（10x10） 包裝:Digi-Reel® 其它名稱:497-11050-6
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*