參數(shù)資料
型號： ADATE207
廠商： Analog Devices, Inc.
英文描述： Quad Pin Timing Formatter
中文描述： 四針計時格式化
文件頁數(shù)： 8/36頁
文件大?。?/td> 374K
代理商： ADATE207
ADATE207
Pin No.
D5
Rev. 0 | Page 8 of 36
Mnemonic
PAT_DATA_VALID
Input/Output
1
I
Type
LVCMOS25
Description
Indicates Pattern Bursting. When not
asserted, edges are disabled and the drive
and expect signals are static. Clocked by
MCLK.
Indicates the Start of a T0 Period. Clocked
by MCLK.
Indicates the Start of a C0 Period. Clocked
by MCLK.
Global Delay Input For All Edges. Clocked
by MCLK.
Differential Tristate Output. Noninverted TMU
ARM multiplexer output. High-Z when not
enabled.
Differential Tristate Output. Inverted TMU
ARM multiplexer output. High-Z when not
enabled.
Differential Tristate Output. Noninverted TMU
START multiplexer output. High-Z when not
enabled.
Differential Tristate Output. Inverted TMU
START multiplexer output. High-Z when not
enabled.
Noninverted TMU STOP Multiplexer Output.
Differential tristate output. High-Z when not
enabled.
Inverted TMU STOP Multiplexer Output.
Differential tristate output. High-Z when not
enabled.
Noninverted DCL Drive Data Signal for
Channel 0.
Inverted DCL Drive Data Signal for Channel 0.
F3
PER_EARLY_T0EN
I
LVCMOS25
E1
PER_EARLY_C0EN
I
LVCMOS25
C4, D3, E4, D2, D1, E3, F4, E2
INPUT_DELAY[7:0]
I
LVCMOS25
F18
TMU_ARM_P
D, O
Differential
open-drain
E20
TMU_ARM_N
D, O
Differential
open-drain
E19
TMU_START_P
D, O
Differential
open-drain
F17
TMU_START_N
D, O
Differential
open-drain
E18
TMU_STOP_P
D, O
Differential
open-drain
D20
TMU_STOP_N
D, O
Differential
open-drain
P2
DR_DATA_CH0_P
D, O
Differential
open-drain
Differential
open-drain
Differential
open-drain
Differential
open-drain
Differential
open-drain
Differential
open-drain
Differential
open-drain
Differential
open-drain
Differential
open-drain
Differential
open-drain
Differential
open-drain
Differential
open-drain
Differential
open-drain
Differential
open-drain
Differential
open-drain
P1
DR_DATA_CH0_N
D, O
G3
DR_DATA_CH1_P
D, O
Noninverted DCL Drive Data Signal for
Channel 1.
Inverted DCL Drive Data Signal for Channel 1.
H4
DR_DATA_CH1_N
D, O
P19
DR_DATA_CH2_P
D, O
Noninverted DCL Drive Data Signal for
Channel 2.
Inverted DCL Drive Data Signal for Channel 2.
P20
DR_DATA_CH2_N
DO
G18
DR_DATA_CH3_P
D, O
Noninverted DCL Drive Data Signal for
Channel 3.
Inverted DCL Drive Data Signal for Channel 3.
H17
DR_DATA_CH3_N
D, O
N3
DR_EN_CH0_P
D, O
Noninverted DCL Drive Enable Signal for
Channel 0.
Inverted DCL Drive Enable Signal for Channel 0.
N2
DR_EN_CH0_N
D, O
G2
DR_EN_CH1_P
D, O
Noninverted DCL Drive Enable Signal for
Channel 1.
Inverted DCL Drive Enable Signal for Channel 1.
G1
DR_EN_CH1_N
D, O
N18
DR_EN_CH2_P
D, O
Noninverted DCL Drive Enable Signal for
Channel 2.
Inverted DCL Drive Enable Signal for Channel 2.
N19
DR_EN_CH2_N
D, O
G19
DR_EN_CH3_P
D, O
Noninverted DCL Drive Enable Signal for
Channel 3.
相關(guān)PDF資料
PDF描述
ADATE207BBP Quad Pin Timing Formatter
ADATE207BBPZ Quad Pin Timing Formatter
ADAU1401 SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs
ADAU1401YSTZ SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs
ADAU1401YSTZ-RL SigmaDSP 28-/56-Bit Audio Processor with Two ADCs and Four DACs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADATE207BBP 制造商:Analog Devices 功能描述: 制造商:Analog Devices 功能描述:OPEN MARKET TIMING PRODUCT
ADATE207BBPZ 功能描述:IC TIMING FORMATTER QUAD 256BGA RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1 系列:- 類型:時鐘/頻率發(fā)生器，多路復用器 PLL:是 主要目的:存儲器，RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6
ADATE209 制造商:AD 制造商全稱:Analog Devices 功能描述:4.0 Gbps Dual Driver
ADATE209BBCZ 制造商:Analog Devices 功能描述:4.0 GBPS DUAL DRIVER - Rail/Tube
ADATE209BCPZ 制造商:Analog Devices 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*